基于65纳米CMOS工艺的50-110 GHz四通道双注入锁定功率放大器,在19 dBm Psat下具有36%的PAE

Shunli Ma, Fan Ye, Junyan Ren
{"title":"基于65纳米CMOS工艺的50-110 GHz四通道双注入锁定功率放大器,在19 dBm Psat下具有36%的PAE","authors":"Shunli Ma, Fan Ye, Junyan Ren","doi":"10.1109/MWSYM.2018.8439345","DOIUrl":null,"url":null,"abstract":"This brief presents a wideband and high power-added efficiency (PAE) mm-wave injection-locked power amplifier (ILPA). It consists of four channels and each channels has four stages including input buffer, dual injection-locked stages and output driver stage. Due to the proposed dual injection-locked stages, the PA overcomes the narrow bandwidth drawbacks of conventional ILPAs and realize high energy efficiency. The testing chip was fabricated in 65 nm CMOS process in an area of 0.6 mm2, The PA supply voltage is 1 V with the dc power consumption of 91 mW. Measured results show the presented PA achieves bandwidth of 50–110 GHz with a small-signal gain of 20 dB. The 1-dB output power value is 19 dBm with 36% Dower-added efficiency (PAE).","PeriodicalId":6675,"journal":{"name":"2018 IEEE/MTT-S International Microwave Symposium - IMS","volume":"33 1","pages":"1449-1452"},"PeriodicalIF":0.0000,"publicationDate":"2018-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"A 50–110 GHz Four-Channel Dual Injection Locked Power Amplifier with 36% PAE at 19 dBm Psat Using Self-Start Technique in 65 nm CMOS Process\",\"authors\":\"Shunli Ma, Fan Ye, Junyan Ren\",\"doi\":\"10.1109/MWSYM.2018.8439345\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This brief presents a wideband and high power-added efficiency (PAE) mm-wave injection-locked power amplifier (ILPA). It consists of four channels and each channels has four stages including input buffer, dual injection-locked stages and output driver stage. Due to the proposed dual injection-locked stages, the PA overcomes the narrow bandwidth drawbacks of conventional ILPAs and realize high energy efficiency. The testing chip was fabricated in 65 nm CMOS process in an area of 0.6 mm2, The PA supply voltage is 1 V with the dc power consumption of 91 mW. Measured results show the presented PA achieves bandwidth of 50–110 GHz with a small-signal gain of 20 dB. The 1-dB output power value is 19 dBm with 36% Dower-added efficiency (PAE).\",\"PeriodicalId\":6675,\"journal\":{\"name\":\"2018 IEEE/MTT-S International Microwave Symposium - IMS\",\"volume\":\"33 1\",\"pages\":\"1449-1452\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 IEEE/MTT-S International Microwave Symposium - IMS\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSYM.2018.8439345\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 IEEE/MTT-S International Microwave Symposium - IMS","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSYM.2018.8439345","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

介绍了一种宽带、高功率附加效率(PAE)毫米波注入锁定功率放大器(ILPA)。它由四个通道组成,每个通道有四个阶段,包括输入缓冲区,双注入锁定阶段和输出驱动阶段。由于提出了双注入锁定级,该放大器克服了传统ilpa带宽狭窄的缺点,实现了高能效。测试芯片采用65 nm CMOS工艺制作,面积为0.6 mm2, PA电源电压为1 V,直流功耗为91 mW。测量结果表明,该放大器的带宽为50-110 GHz,信号增益为20 dB。1db输出功率值为19dbm,功率附加效率(PAE)为36%。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A 50–110 GHz Four-Channel Dual Injection Locked Power Amplifier with 36% PAE at 19 dBm Psat Using Self-Start Technique in 65 nm CMOS Process
This brief presents a wideband and high power-added efficiency (PAE) mm-wave injection-locked power amplifier (ILPA). It consists of four channels and each channels has four stages including input buffer, dual injection-locked stages and output driver stage. Due to the proposed dual injection-locked stages, the PA overcomes the narrow bandwidth drawbacks of conventional ILPAs and realize high energy efficiency. The testing chip was fabricated in 65 nm CMOS process in an area of 0.6 mm2, The PA supply voltage is 1 V with the dc power consumption of 91 mW. Measured results show the presented PA achieves bandwidth of 50–110 GHz with a small-signal gain of 20 dB. The 1-dB output power value is 19 dBm with 36% Dower-added efficiency (PAE).
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信