SAR-ADC的后台LMS标定算法实现

2021 6th International Conference on Integrated Circuits and Microsystems (ICICM) Pub Date : 2021-10-22 DOI:10.1109/ICICM54364.2021.9660322

Liu Wei, Guo Shangshang, W. Xiao, Shang Shiguang

{"title":"SAR-ADC的后台LMS标定算法实现","authors":"Liu Wei, Guo Shangshang, W. Xiao, Shang Shiguang","doi":"10.1109/ICICM54364.2021.9660322","DOIUrl":null,"url":null,"abstract":"In order to minimize the impact of SAR-ADC capacitance weight mismatch on conversion accuracy, a digital calibration algorithm applied to SAR-ADC is implemented based on sub-binary technology and perturbation technology. A Subradix-2 SAR-ADC model was established with Simulink. The LMS adaptive calibration algorithm was used to calibrate the output iteratively, and the algorithm was implemented on FPGA Xilinx Spartan-6 device. The results show that when the input signal frequency is 239.19kHz and the sampling frequency is 1MS/s, the ENOB is increased from 9.57 bit to 11.78bit.","PeriodicalId":6693,"journal":{"name":"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)","volume":"178 1","pages":"142-146"},"PeriodicalIF":0.0000,"publicationDate":"2021-10-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Background LMS Calibration Algorithm Realization for SAR-ADC\",\"authors\":\"Liu Wei, Guo Shangshang, W. Xiao, Shang Shiguang\",\"doi\":\"10.1109/ICICM54364.2021.9660322\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In order to minimize the impact of SAR-ADC capacitance weight mismatch on conversion accuracy, a digital calibration algorithm applied to SAR-ADC is implemented based on sub-binary technology and perturbation technology. A Subradix-2 SAR-ADC model was established with Simulink. The LMS adaptive calibration algorithm was used to calibrate the output iteratively, and the algorithm was implemented on FPGA Xilinx Spartan-6 device. The results show that when the input signal frequency is 239.19kHz and the sampling frequency is 1MS/s, the ENOB is increased from 9.57 bit to 11.78bit.\",\"PeriodicalId\":6693,\"journal\":{\"name\":\"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)\",\"volume\":\"178 1\",\"pages\":\"142-146\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-10-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICM54364.2021.9660322\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICM54364.2021.9660322","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 1

摘要

为了减小SAR-ADC电容权值失配对转换精度的影响，基于亚二进制技术和微扰技术实现了一种适用于SAR-ADC的数字校准算法。利用Simulink建立了一个Subradix-2 SAR-ADC模型。采用LMS自适应标定算法对输出进行迭代标定，并在Xilinx Spartan-6 FPGA器件上实现了该算法。结果表明，当输入信号频率为239.19kHz，采样频率为1MS/s时，ENOB由9.57 bit提高到11.78bit。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Background LMS Calibration Algorithm Realization for SAR-ADC

In order to minimize the impact of SAR-ADC capacitance weight mismatch on conversion accuracy, a digital calibration algorithm applied to SAR-ADC is implemented based on sub-binary technology and perturbation technology. A Subradix-2 SAR-ADC model was established with Simulink. The LMS adaptive calibration algorithm was used to calibrate the output iteratively, and the algorithm was implemented on FPGA Xilinx Spartan-6 device. The results show that when the input signal frequency is 239.19kHz and the sampling frequency is 1MS/s, the ENOB is increased from 9.57 bit to 11.78bit.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)

自引率

0.00%

发文量