用于连续监控应用的阈值检测ADC

Annamaria Fordymacka, I. O'Connell
{"title":"用于连续监控应用的阈值检测ADC","authors":"Annamaria Fordymacka, I. O'Connell","doi":"10.1109/MWSCAS47672.2021.9531751","DOIUrl":null,"url":null,"abstract":"The proposed threshold detection based ADC targets continuous monitoring systems, where full reconstruction of the input signal isn’t required. The ADC observes whether the input signal stays within safety margins keeping the microcontroller in the standby mode until alarm occurs. This approach generates significantly less output data that needs to be wirelessly transmitted, thereby resulting in significant power savings in the system. This proposed ADC takes full advantage of a ∆Σ DAC allowing for high flexibility and requiring only one decision clock cycle independent of the target resolution. This compact design occupies only 0.012 mm2 in 65 nm CMOS with 10 bits resolution.","PeriodicalId":6792,"journal":{"name":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","volume":"19 1","pages":"571-574"},"PeriodicalIF":0.0000,"publicationDate":"2021-08-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Threshold Detection ADC For Continuous Monitoring Applications\",\"authors\":\"Annamaria Fordymacka, I. O'Connell\",\"doi\":\"10.1109/MWSCAS47672.2021.9531751\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The proposed threshold detection based ADC targets continuous monitoring systems, where full reconstruction of the input signal isn’t required. The ADC observes whether the input signal stays within safety margins keeping the microcontroller in the standby mode until alarm occurs. This approach generates significantly less output data that needs to be wirelessly transmitted, thereby resulting in significant power savings in the system. This proposed ADC takes full advantage of a ∆Σ DAC allowing for high flexibility and requiring only one decision clock cycle independent of the target resolution. This compact design occupies only 0.012 mm2 in 65 nm CMOS with 10 bits resolution.\",\"PeriodicalId\":6792,\"journal\":{\"name\":\"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)\",\"volume\":\"19 1\",\"pages\":\"571-574\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-08-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSCAS47672.2021.9531751\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS47672.2021.9531751","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

所提出的基于阈值检测的ADC目标是连续监控系统,在这些系统中不需要完全重建输入信号。ADC观察输入信号是否保持在安全范围内,保持微控制器处于待机模式,直到报警发生。这种方法大大减少了需要无线传输的输出数据,从而大大节省了系统的功耗。该ADC充分利用了∆Σ DAC,具有很高的灵活性,并且只需要一个独立于目标分辨率的决策时钟周期。这种紧凑的设计在65纳米CMOS中仅占0.012 mm2,具有10位分辨率。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Threshold Detection ADC For Continuous Monitoring Applications
The proposed threshold detection based ADC targets continuous monitoring systems, where full reconstruction of the input signal isn’t required. The ADC observes whether the input signal stays within safety margins keeping the microcontroller in the standby mode until alarm occurs. This approach generates significantly less output data that needs to be wirelessly transmitted, thereby resulting in significant power savings in the system. This proposed ADC takes full advantage of a ∆Σ DAC allowing for high flexibility and requiring only one decision clock cycle independent of the target resolution. This compact design occupies only 0.012 mm2 in 65 nm CMOS with 10 bits resolution.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信