J. Borremans, Kameswaran Vengattaramane, Kameswaran Giannini, J. Craninckx
{"title":"一个86mhz - 12ghz数字密集型相位调制分数n锁相环，采用40nm数字CMOS的15pJ/Shot 5ps TDC","authors":"J. Borremans, Kameswaran Vengattaramane, Kameswaran Giannini, J. Craninckx","doi":"10.1109/ISSCC.2010.5433840","DOIUrl":null,"url":null,"abstract":"Digital-intensive PLL architectures emerge [1]–[4], exploiting the benefits of CMOS scaling. This work presents a digital-intensive, reconfigurable 86MHz–12GHz synthesizer. Simple 2-step background calibration enables the use of an area- and energy-efficient 5ps TDC (0.01mm2 and 15-pJ per-shot). Static mismatch calibration lowers the DAC area 4 times. The PLL, featuring digital phase modulation is fully reconfigurable, with loop bandwidth ranging from 0.1–2MHz. At 7GHz, the 0.28mm2 PLL achieves −144dBc/Hz phase noise at 20MHz offset, for 0.56ps jitter in 40MHz bandwidth, consuming less than 30mW.","PeriodicalId":6418,"journal":{"name":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","volume":"106 1","pages":"480-481"},"PeriodicalIF":0.0000,"publicationDate":"2010-03-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"17","resultStr":"{\"title\":\"A 86MHz-to-12GHz digital-intensive phase-modulated fractional-N PLL using a 15pJ/Shot 5ps TDC in 40nm digital CMOS\",\"authors\":\"J. Borremans, Kameswaran Vengattaramane, Kameswaran Giannini, J. Craninckx\",\"doi\":\"10.1109/ISSCC.2010.5433840\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Digital-intensive PLL architectures emerge [1]–[4], exploiting the benefits of CMOS scaling. This work presents a digital-intensive, reconfigurable 86MHz–12GHz synthesizer. Simple 2-step background calibration enables the use of an area- and energy-efficient 5ps TDC (0.01mm2 and 15-pJ per-shot). Static mismatch calibration lowers the DAC area 4 times. The PLL, featuring digital phase modulation is fully reconfigurable, with loop bandwidth ranging from 0.1–2MHz. At 7GHz, the 0.28mm2 PLL achieves −144dBc/Hz phase noise at 20MHz offset, for 0.56ps jitter in 40MHz bandwidth, consuming less than 30mW.\",\"PeriodicalId\":6418,\"journal\":{\"name\":\"2010 IEEE International Solid-State Circuits Conference - (ISSCC)\",\"volume\":\"106 1\",\"pages\":\"480-481\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2010-03-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"17\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2010 IEEE International Solid-State Circuits Conference - (ISSCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2010.5433840\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE International Solid-State Circuits Conference - (ISSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2010.5433840","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 86MHz-to-12GHz digital-intensive phase-modulated fractional-N PLL using a 15pJ/Shot 5ps TDC in 40nm digital CMOS
Digital-intensive PLL architectures emerge [1]–[4], exploiting the benefits of CMOS scaling. This work presents a digital-intensive, reconfigurable 86MHz–12GHz synthesizer. Simple 2-step background calibration enables the use of an area- and energy-efficient 5ps TDC (0.01mm2 and 15-pJ per-shot). Static mismatch calibration lowers the DAC area 4 times. The PLL, featuring digital phase modulation is fully reconfigurable, with loop bandwidth ranging from 0.1–2MHz. At 7GHz, the 0.28mm2 PLL achieves −144dBc/Hz phase noise at 20MHz offset, for 0.56ps jitter in 40MHz bandwidth, consuming less than 30mW.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
