{"title":"电感退化LNAs的设计流程","authors":"D. Guermandi, E. Franchi, A. Gnudi","doi":"10.1109/ICECS.2004.1399756","DOIUrl":null,"url":null,"abstract":"A design flow to explore the design parameters space of integrated inductively-degenerated low noise amplifiers (LNA), under the constraint of matched input impedance, is presented. It is based on standard circuit simulation tools and can be easily automated. The method is applied to the design of a 5.5 GHz 0.18 /spl mu/m CMOS LNA with minimum noise figure (NF) for a fixed bias current. The measured NF of 2.6 dB, with input reflection coefficient lower than -15 dB at 5 mA bias current, shows good agreement with simulations.","PeriodicalId":38467,"journal":{"name":"Giornale di Storia Costituzionale","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2004-12-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A design flow for inductively degenerated LNAs\",\"authors\":\"D. Guermandi, E. Franchi, A. Gnudi\",\"doi\":\"10.1109/ICECS.2004.1399756\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A design flow to explore the design parameters space of integrated inductively-degenerated low noise amplifiers (LNA), under the constraint of matched input impedance, is presented. It is based on standard circuit simulation tools and can be easily automated. The method is applied to the design of a 5.5 GHz 0.18 /spl mu/m CMOS LNA with minimum noise figure (NF) for a fixed bias current. The measured NF of 2.6 dB, with input reflection coefficient lower than -15 dB at 5 mA bias current, shows good agreement with simulations.\",\"PeriodicalId\":38467,\"journal\":{\"name\":\"Giornale di Storia Costituzionale\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2004-12-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Giornale di Storia Costituzionale\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICECS.2004.1399756\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"Arts and Humanities\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Giornale di Storia Costituzionale","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICECS.2004.1399756","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"Arts and Humanities","Score":null,"Total":0}
A design flow to explore the design parameters space of integrated inductively-degenerated low noise amplifiers (LNA), under the constraint of matched input impedance, is presented. It is based on standard circuit simulation tools and can be easily automated. The method is applied to the design of a 5.5 GHz 0.18 /spl mu/m CMOS LNA with minimum noise figure (NF) for a fixed bias current. The measured NF of 2.6 dB, with input reflection coefficient lower than -15 dB at 5 mA bias current, shows good agreement with simulations.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
