用于HDTV应用的可级联200 GOPS运动估计芯片

Proceedings of the ... Custom Integrated Circuits Conference. Custom Integrated Circuits Conference Pub Date : 1996-05-05 DOI:10.1109/CICC.1996.510574

J. Berns, T. Noll

{"title":"用于HDTV应用的可级联200 GOPS运动估计芯片","authors":"J. Berns, T. Noll","doi":"10.1109/CICC.1996.510574","DOIUrl":null,"url":null,"abstract":"A flexible block matching motion estimation chip is described with variable sized blocks between 8/spl times/8 and 32/spl times/32 pixels. Each chip performs block matching with a search area of /spl plusmn/15 vertically and horizontally for a block size of 32/spl times/32. For larger search areas devices can be cascaded. Besides full search, fast algorithms can be emulated. Sub-pel precision motion vectors can be calculated using a smaller search area or cascading devices. The chip will have a computational power of more than 200 GOPS and a die size of 170 mm/sup 2/ in an 0.5-/spl mu/m CMOS technology.","PeriodicalId":74515,"journal":{"name":"Proceedings of the ... Custom Integrated Circuits Conference. Custom Integrated Circuits Conference","volume":"8 1","pages":"355-358"},"PeriodicalIF":0.0000,"publicationDate":"1996-05-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"16","resultStr":"{\"title\":\"A cascadable 200 GOPS motion estimation chip for HDTV applications\",\"authors\":\"J. Berns, T. Noll\",\"doi\":\"10.1109/CICC.1996.510574\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A flexible block matching motion estimation chip is described with variable sized blocks between 8/spl times/8 and 32/spl times/32 pixels. Each chip performs block matching with a search area of /spl plusmn/15 vertically and horizontally for a block size of 32/spl times/32. For larger search areas devices can be cascaded. Besides full search, fast algorithms can be emulated. Sub-pel precision motion vectors can be calculated using a smaller search area or cascading devices. The chip will have a computational power of more than 200 GOPS and a die size of 170 mm/sup 2/ in an 0.5-/spl mu/m CMOS technology.\",\"PeriodicalId\":74515,\"journal\":{\"name\":\"Proceedings of the ... Custom Integrated Circuits Conference. Custom Integrated Circuits Conference\",\"volume\":\"8 1\",\"pages\":\"355-358\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1996-05-05\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"16\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of the ... Custom Integrated Circuits Conference. Custom Integrated Circuits Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC.1996.510574\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of the ... Custom Integrated Circuits Conference. Custom Integrated Circuits Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC.1996.510574","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 16

摘要

描述了一种灵活的块匹配运动估计芯片，其大小可变块在8/spl倍/8和32/spl倍/32像素之间。对于块大小为32/spl times/32的块，每个芯片在垂直和水平方向上执行块匹配，搜索区域为/spl plusmn/15。对于较大的搜索区域，设备可以级联。除了全搜索之外，还可以模拟快速算法。亚pel精度运动矢量可以计算使用较小的搜索区域或级联设备。该芯片的计算能力将超过200 GOPS，芯片尺寸为170 mm/sup / /，采用0.5-/spl mu/m CMOS技术。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A cascadable 200 GOPS motion estimation chip for HDTV applications

A flexible block matching motion estimation chip is described with variable sized blocks between 8/spl times/8 and 32/spl times/32 pixels. Each chip performs block matching with a search area of /spl plusmn/15 vertically and horizontally for a block size of 32/spl times/32. For larger search areas devices can be cascaded. Besides full search, fast algorithms can be emulated. Sub-pel precision motion vectors can be calculated using a smaller search area or cascading devices. The chip will have a computational power of more than 200 GOPS and a die size of 170 mm/sup 2/ in an 0.5-/spl mu/m CMOS technology.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Proceedings of the ... Custom Integrated Circuits Conference. Custom Integrated Circuits Conference

CiteScore

3.80

自引率

0.00%

发文量