第15部分概述:射频锁相环:射频小组委员会

Jiayoon Ru, Jaehyouk Choi, P. Wambacq
{"title":"第15部分概述:射频锁相环:射频小组委员会","authors":"Jiayoon Ru, Jaehyouk Choi, P. Wambacq","doi":"10.1109/ISSCC.2018.8310275","DOIUrl":null,"url":null,"abstract":"This session presents the latest advances in digital and analog PLLs generating frequencies from 1 to 100GHz and covering diverse topics, such as ultra-low-power ADPLLs, FMCW synthesizers, fast-settling bang-bang PLLs, interference-coupling mitigation, type-I sampling PLLs, and mm-wave ADPLLs.","PeriodicalId":6511,"journal":{"name":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","volume":"33 1","pages":"244-245"},"PeriodicalIF":0.0000,"publicationDate":"2018-02-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Session 15 overview: RF PLLs: RF subcommittee\",\"authors\":\"Jiayoon Ru, Jaehyouk Choi, P. Wambacq\",\"doi\":\"10.1109/ISSCC.2018.8310275\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This session presents the latest advances in digital and analog PLLs generating frequencies from 1 to 100GHz and covering diverse topics, such as ultra-low-power ADPLLs, FMCW synthesizers, fast-settling bang-bang PLLs, interference-coupling mitigation, type-I sampling PLLs, and mm-wave ADPLLs.\",\"PeriodicalId\":6511,\"journal\":{\"name\":\"2016 IEEE International Solid-State Circuits Conference (ISSCC)\",\"volume\":\"33 1\",\"pages\":\"244-245\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-02-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE International Solid-State Circuits Conference (ISSCC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2018.8310275\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE International Solid-State Circuits Conference (ISSCC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2018.8310275","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本次会议将介绍频率从1到100GHz的数字和模拟锁相环的最新进展,涵盖各种主题,如超低功耗adpll、FMCW合成器、快速稳定bang-bang锁相环、干扰耦合缓解、i型采样锁相环和毫米波adpll。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Session 15 overview: RF PLLs: RF subcommittee
This session presents the latest advances in digital and analog PLLs generating frequencies from 1 to 100GHz and covering diverse topics, such as ultra-low-power ADPLLs, FMCW synthesizers, fast-settling bang-bang PLLs, interference-coupling mitigation, type-I sampling PLLs, and mm-wave ADPLLs.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信