L. Rolíndez, S. Mir, J. Carbonéro, D. Goguet, Nabil Chouba
{"title":"立体声音频Σ∑ADC架构与嵌入式SNDR自检","authors":"L. Rolíndez, S. Mir, J. Carbonéro, D. Goguet, Nabil Chouba","doi":"10.1109/TEST.2007.4437653","DOIUrl":null,"url":null,"abstract":"In this paper we present a new architecture for audio analog-to-digital converters (ADCs) that includes a Built-in Self-Test (BIST) technique for the test of the signal-to-noise and distortion ratio (SNDR). A periodical binary stream is generated in the chip in order to stimulate the converter. The reuse of the bandgap circuit already existing in the converter allows us to generate the test stimulus with a very small analog area overhead. The output response analysis is performed by means of a sine-wave fitting algorithm. The reuse of the digital filter already existing in the converter allows us to generate a synchronized reference signal necessary for the fitting algorithm. The BIST technique is equivalent to a standard test carried out with a sinusoidal signal at -12 decibels Full-Scale (dBFS). The total test time is 60 ms and the estimated BIST overhead area is 7.5% of the whole stereo converter area in a 0.13 mum CMOS technology. Experimental results show that the correlation between the embedded self-test and a sinusoidal standard test is excellent, with a SNDR error smaller than 1 dB.","PeriodicalId":6403,"journal":{"name":"2007 IEEE International Test Conference","volume":"1 1","pages":"1-10"},"PeriodicalIF":0.0000,"publicationDate":"2007-10-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"18","resultStr":"{\"title\":\"A stereo audio Σ∑ ADC architecture with embedded SNDR self-test\",\"authors\":\"L. Rolíndez, S. Mir, J. Carbonéro, D. Goguet, Nabil Chouba\",\"doi\":\"10.1109/TEST.2007.4437653\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we present a new architecture for audio analog-to-digital converters (ADCs) that includes a Built-in Self-Test (BIST) technique for the test of the signal-to-noise and distortion ratio (SNDR). A periodical binary stream is generated in the chip in order to stimulate the converter. The reuse of the bandgap circuit already existing in the converter allows us to generate the test stimulus with a very small analog area overhead. The output response analysis is performed by means of a sine-wave fitting algorithm. The reuse of the digital filter already existing in the converter allows us to generate a synchronized reference signal necessary for the fitting algorithm. The BIST technique is equivalent to a standard test carried out with a sinusoidal signal at -12 decibels Full-Scale (dBFS). The total test time is 60 ms and the estimated BIST overhead area is 7.5% of the whole stereo converter area in a 0.13 mum CMOS technology. Experimental results show that the correlation between the embedded self-test and a sinusoidal standard test is excellent, with a SNDR error smaller than 1 dB.\",\"PeriodicalId\":6403,\"journal\":{\"name\":\"2007 IEEE International Test Conference\",\"volume\":\"1 1\",\"pages\":\"1-10\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2007-10-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"18\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2007 IEEE International Test Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/TEST.2007.4437653\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2007 IEEE International Test Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/TEST.2007.4437653","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 18
摘要
在本文中,我们提出了一种用于音频模数转换器(adc)的新架构,其中包括用于测试信噪比和失真比(SNDR)的内置自检(BIST)技术。在芯片中产生周期性的二进制流来激励转换器。转换器中已经存在的带隙电路的重用使我们能够以非常小的模拟面积开销产生测试刺激。输出响应分析采用正弦波拟合算法。转换器中已经存在的数字滤波器的重用使我们能够生成拟合算法所需的同步参考信号。BIST技术相当于用-12分贝(dBFS)的正弦信号进行的标准测试。在0.13 μ m CMOS技术中,总测试时间为60 ms,估计的BIST开销面积为整个立体声转换器面积的7.5%。实验结果表明,嵌入式自检与正弦标准测试具有良好的相关性,SNDR误差小于1 dB。
A stereo audio Σ∑ ADC architecture with embedded SNDR self-test
In this paper we present a new architecture for audio analog-to-digital converters (ADCs) that includes a Built-in Self-Test (BIST) technique for the test of the signal-to-noise and distortion ratio (SNDR). A periodical binary stream is generated in the chip in order to stimulate the converter. The reuse of the bandgap circuit already existing in the converter allows us to generate the test stimulus with a very small analog area overhead. The output response analysis is performed by means of a sine-wave fitting algorithm. The reuse of the digital filter already existing in the converter allows us to generate a synchronized reference signal necessary for the fitting algorithm. The BIST technique is equivalent to a standard test carried out with a sinusoidal signal at -12 decibels Full-Scale (dBFS). The total test time is 60 ms and the estimated BIST overhead area is 7.5% of the whole stereo converter area in a 0.13 mum CMOS technology. Experimental results show that the correlation between the embedded self-test and a sinusoidal standard test is excellent, with a SNDR error smaller than 1 dB.