A. Wiberg, E. Myslivets, R. Nissim, A. Danicic, D. Blessing, B. Kuo, S. Radic
{"title":"用于实时光子采样模数转换的线性化参数门","authors":"A. Wiberg, E. Myslivets, R. Nissim, A. Danicic, D. Blessing, B. Kuo, S. Radic","doi":"10.1364/OFC.2011.OTHW5","DOIUrl":null,"url":null,"abstract":"A linearized parametric sampling gate was constructed to explore its performance limits in an analog-to-digital conversion (ADC) architecture. Linear response of the sampling gate can be achieved both in high-resolution and high-rate ADC.","PeriodicalId":6373,"journal":{"name":"2011 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference","volume":"83 1","pages":"1-3"},"PeriodicalIF":0.0000,"publicationDate":"2011-03-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"Linearized parametric gate for real-time photonic-sampled analog-to-digital conversion\",\"authors\":\"A. Wiberg, E. Myslivets, R. Nissim, A. Danicic, D. Blessing, B. Kuo, S. Radic\",\"doi\":\"10.1364/OFC.2011.OTHW5\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A linearized parametric sampling gate was constructed to explore its performance limits in an analog-to-digital conversion (ADC) architecture. Linear response of the sampling gate can be achieved both in high-resolution and high-rate ADC.\",\"PeriodicalId\":6373,\"journal\":{\"name\":\"2011 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference\",\"volume\":\"83 1\",\"pages\":\"1-3\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-03-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1364/OFC.2011.OTHW5\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1364/OFC.2011.OTHW5","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Linearized parametric gate for real-time photonic-sampled analog-to-digital conversion
A linearized parametric sampling gate was constructed to explore its performance limits in an analog-to-digital conversion (ADC) architecture. Linear response of the sampling gate can be achieved both in high-resolution and high-rate ADC.