基于多个exp的非线性波数字滤波器的FPGA实现

Lech Kolonko, J. Velten, A. Kummert, Bartosz Musiol
{"title":"基于多个exp的非线性波数字滤波器的FPGA实现","authors":"Lech Kolonko, J. Velten, A. Kummert, Bartosz Musiol","doi":"10.1109/MWSCAS47672.2021.9531724","DOIUrl":null,"url":null,"abstract":"In this paper, an FPGA implementation of a Diode Clipper circuit as an application of Wave Digital Filters with multiple exp-based nonlinearities is presented. Therefore, an efficient look-up table design in combination with an iterative approach, namely Newtons’s and Halley’s method is proposed for real-time evaluation of the Lambert function. A sequential and a concurrent version of the circuit were implemented, for each of which FPGA resource utilization and a rule for latency depending on the iteration steps required were determined. It is shown that although Halley’s method generally converges faster, the overall latency is the same for Newton’s method while achieving same accuracy and being more resource-saving.","PeriodicalId":6792,"journal":{"name":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","volume":"1 1","pages":"507-510"},"PeriodicalIF":0.0000,"publicationDate":"2021-08-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"FPGA Implementation of Wave Digital Filters with Multiple exp-based Nonlinearities\",\"authors\":\"Lech Kolonko, J. Velten, A. Kummert, Bartosz Musiol\",\"doi\":\"10.1109/MWSCAS47672.2021.9531724\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, an FPGA implementation of a Diode Clipper circuit as an application of Wave Digital Filters with multiple exp-based nonlinearities is presented. Therefore, an efficient look-up table design in combination with an iterative approach, namely Newtons’s and Halley’s method is proposed for real-time evaluation of the Lambert function. A sequential and a concurrent version of the circuit were implemented, for each of which FPGA resource utilization and a rule for latency depending on the iteration steps required were determined. It is shown that although Halley’s method generally converges faster, the overall latency is the same for Newton’s method while achieving same accuracy and being more resource-saving.\",\"PeriodicalId\":6792,\"journal\":{\"name\":\"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)\",\"volume\":\"1 1\",\"pages\":\"507-510\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-08-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSCAS47672.2021.9531724\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSCAS47672.2021.9531724","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文介绍了一种二极管裁剪电路的FPGA实现方法,该电路是基于多重指数非线性的波数字滤波器的一种应用。因此,本文提出了一种结合迭代法,即牛顿法和哈雷法的高效查表设计,用于实时求出Lambert函数。实现了顺序和并发版本的电路,确定了每个版本的FPGA资源利用率和延迟规则,这取决于所需的迭代步骤。结果表明,虽然哈雷方法的收敛速度一般较快,但在获得相同精度和更节省资源的情况下,总体延迟与牛顿方法相同。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
FPGA Implementation of Wave Digital Filters with Multiple exp-based Nonlinearities
In this paper, an FPGA implementation of a Diode Clipper circuit as an application of Wave Digital Filters with multiple exp-based nonlinearities is presented. Therefore, an efficient look-up table design in combination with an iterative approach, namely Newtons’s and Halley’s method is proposed for real-time evaluation of the Lambert function. A sequential and a concurrent version of the circuit were implemented, for each of which FPGA resource utilization and a rule for latency depending on the iteration steps required were determined. It is shown that although Halley’s method generally converges faster, the overall latency is the same for Newton’s method while achieving same accuracy and being more resource-saving.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信