带互补t开关的σ - δ ADC

Yisu Guo, Jing Jin, Haoyu Liu, Jiwei Huang
{"title":"带互补t开关的σ - δ ADC","authors":"Yisu Guo, Jing Jin, Haoyu Liu, Jiwei Huang","doi":"10.1109/ICICM54364.2021.9660298","DOIUrl":null,"url":null,"abstract":"This paper presents a sigma-delta ADC applied to precision temperature sensors, which using the VPTAT generated by the front-end circuit as the input VREF to read the temperature digitally. A T-switch design with complementary structure is used in the sample-holding circuit, which greatly reduces the number of switches and decreases the distortion caused by charge injection effect and leakage current. This circuit is designed in TSMC 0.18μm CMOS processes. The simulation results show that the static power consumption of the circuit is 6S.S3μW (@27°C) under the supply voltage of 1.SV. In the range of -45°C~85°C, the signal-to-noise and distortion ratio (SNDR) is 89. 2dB, the effective number of bits (ENOB) is 14. 53bits, the oversampling rate (OSR) is 512. The core area of the circuit is 224.4μm× 248.76μm.","PeriodicalId":6693,"journal":{"name":"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-10-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Sigma-Delta ADC with Complementary T-Switch\",\"authors\":\"Yisu Guo, Jing Jin, Haoyu Liu, Jiwei Huang\",\"doi\":\"10.1109/ICICM54364.2021.9660298\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a sigma-delta ADC applied to precision temperature sensors, which using the VPTAT generated by the front-end circuit as the input VREF to read the temperature digitally. A T-switch design with complementary structure is used in the sample-holding circuit, which greatly reduces the number of switches and decreases the distortion caused by charge injection effect and leakage current. This circuit is designed in TSMC 0.18μm CMOS processes. The simulation results show that the static power consumption of the circuit is 6S.S3μW (@27°C) under the supply voltage of 1.SV. In the range of -45°C~85°C, the signal-to-noise and distortion ratio (SNDR) is 89. 2dB, the effective number of bits (ENOB) is 14. 53bits, the oversampling rate (OSR) is 512. The core area of the circuit is 224.4μm× 248.76μm.\",\"PeriodicalId\":6693,\"journal\":{\"name\":\"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-10-22\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICICM54364.2021.9660298\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 6th International Conference on Integrated Circuits and Microsystems (ICICM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICM54364.2021.9660298","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种应用于精密温度传感器的σ - δ ADC,它利用前端电路产生的VPTAT作为输入VREF,以数字方式读取温度。样品保持电路采用互补结构的t型开关设计,大大减少了开关数量,降低了电荷注入效应和漏电流引起的畸变。该电路采用台积电0.18μm CMOS工艺设计。仿真结果表明,该电路的静态功耗为6S。3μ w(@27℃),电源电压为1.SV。在-45℃~85℃范围内,信噪比(SNDR)为89。2dB时,有效比特数(ENOB)为14。53bit,过采样率(OSR)为512。电路的核心面积为224.4μ mx 248.76μm。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A Sigma-Delta ADC with Complementary T-Switch
This paper presents a sigma-delta ADC applied to precision temperature sensors, which using the VPTAT generated by the front-end circuit as the input VREF to read the temperature digitally. A T-switch design with complementary structure is used in the sample-holding circuit, which greatly reduces the number of switches and decreases the distortion caused by charge injection effect and leakage current. This circuit is designed in TSMC 0.18μm CMOS processes. The simulation results show that the static power consumption of the circuit is 6S.S3μW (@27°C) under the supply voltage of 1.SV. In the range of -45°C~85°C, the signal-to-noise and distortion ratio (SNDR) is 89. 2dB, the effective number of bits (ENOB) is 14. 53bits, the oversampling rate (OSR) is 512. The core area of the circuit is 224.4μm× 248.76μm.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信