Soyoun Kim, S.K. Kim, J. kim, B.H. Choi, B. Park, Y. Yasuda-Masuoka, S. Kwon
{"title":"亚if纳米先进FinFET设计,适用于不同的Vdd和温度工作范围","authors":"Soyoun Kim, S.K. Kim, J. kim, B.H. Choi, B. Park, Y. Yasuda-Masuoka, S. Kwon","doi":"10.23919/VLSIT.2019.8776531","DOIUrl":null,"url":null,"abstract":"An advanced FinFET design is identified to improve both variation and minimum operation voltage $(V_{\\text{min}})$ in various temperature and supply voltage $(V_{\\text{dd}})$ ranges, using sub-10 nm FinFET transistors. Through a clarification of each electrical parameter's impact on both variation and operation voltage, a suitable FinFET design is successfully demonstrated to reduce $I_{\\text{eff}}$ variation by 0.4x, as well as Idoff variation by 0.8x in various $V_{\\text{dd}}$ ranges. This paper also provides Tr. design to improve $V_{\\text{min}}$ by 35 mV with the switching energy 0.87x reduction.","PeriodicalId":6752,"journal":{"name":"2019 Symposium on VLSI Technology","volume":"38 1","pages":"T108-T109"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Sub-If nm Advanced FinFET Design for Different Applications in Various Vdd and Temperature Operation Ranges\",\"authors\":\"Soyoun Kim, S.K. Kim, J. kim, B.H. Choi, B. Park, Y. Yasuda-Masuoka, S. Kwon\",\"doi\":\"10.23919/VLSIT.2019.8776531\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"An advanced FinFET design is identified to improve both variation and minimum operation voltage $(V_{\\\\text{min}})$ in various temperature and supply voltage $(V_{\\\\text{dd}})$ ranges, using sub-10 nm FinFET transistors. Through a clarification of each electrical parameter's impact on both variation and operation voltage, a suitable FinFET design is successfully demonstrated to reduce $I_{\\\\text{eff}}$ variation by 0.4x, as well as Idoff variation by 0.8x in various $V_{\\\\text{dd}}$ ranges. This paper also provides Tr. design to improve $V_{\\\\text{min}}$ by 35 mV with the switching energy 0.87x reduction.\",\"PeriodicalId\":6752,\"journal\":{\"name\":\"2019 Symposium on VLSI Technology\",\"volume\":\"38 1\",\"pages\":\"T108-T109\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 Symposium on VLSI Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/VLSIT.2019.8776531\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 Symposium on VLSI Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/VLSIT.2019.8776531","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Sub-If nm Advanced FinFET Design for Different Applications in Various Vdd and Temperature Operation Ranges
An advanced FinFET design is identified to improve both variation and minimum operation voltage $(V_{\text{min}})$ in various temperature and supply voltage $(V_{\text{dd}})$ ranges, using sub-10 nm FinFET transistors. Through a clarification of each electrical parameter's impact on both variation and operation voltage, a suitable FinFET design is successfully demonstrated to reduce $I_{\text{eff}}$ variation by 0.4x, as well as Idoff variation by 0.8x in various $V_{\text{dd}}$ ranges. This paper also provides Tr. design to improve $V_{\text{min}}$ by 35 mV with the switching energy 0.87x reduction.