K. Z. Ahmed, H. Krishnamurthy, C. Augustine, Xiaosen Liu, Sheldon Weng, K. Ravichandran, J. Tschanz, V. De
{"title":"快速瞬态响应的22nm CMOS变化自适应集成计算数字LDO","authors":"K. Z. Ahmed, H. Krishnamurthy, C. Augustine, Xiaosen Liu, Sheldon Weng, K. Ravichandran, J. Tschanz, V. De","doi":"10.23919/VLSIC.2019.8778070","DOIUrl":null,"url":null,"abstract":"A variation-adaptive computational digital low-dropout regulator (DLDO) uses an event-driven computational controller (CC) to compute the required number of power gates to regulate the output voltage for any load/reference transient. The self-calibrated CC ensures a 2-asynchronous-event-cycle settling time independent of the load/VREF range. Measurements of a 22nm CMOS testchip demonstrate >20X faster settling time and >6X lower droop magnitude than a conventional linear controller (LC) based LDO.","PeriodicalId":6707,"journal":{"name":"2019 Symposium on VLSI Circuits","volume":"19 1","pages":"C124-C125"},"PeriodicalIF":0.0000,"publicationDate":"2019-06-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":"{\"title\":\"A Variation-Adaptive Integrated Computational Digital LDO in 22nm CMOS with Fast Transient Response\",\"authors\":\"K. Z. Ahmed, H. Krishnamurthy, C. Augustine, Xiaosen Liu, Sheldon Weng, K. Ravichandran, J. Tschanz, V. De\",\"doi\":\"10.23919/VLSIC.2019.8778070\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A variation-adaptive computational digital low-dropout regulator (DLDO) uses an event-driven computational controller (CC) to compute the required number of power gates to regulate the output voltage for any load/reference transient. The self-calibrated CC ensures a 2-asynchronous-event-cycle settling time independent of the load/VREF range. Measurements of a 22nm CMOS testchip demonstrate >20X faster settling time and >6X lower droop magnitude than a conventional linear controller (LC) based LDO.\",\"PeriodicalId\":6707,\"journal\":{\"name\":\"2019 Symposium on VLSI Circuits\",\"volume\":\"19 1\",\"pages\":\"C124-C125\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-06-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"6\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 Symposium on VLSI Circuits\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.23919/VLSIC.2019.8778070\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 Symposium on VLSI Circuits","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.23919/VLSIC.2019.8778070","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A Variation-Adaptive Integrated Computational Digital LDO in 22nm CMOS with Fast Transient Response
A variation-adaptive computational digital low-dropout regulator (DLDO) uses an event-driven computational controller (CC) to compute the required number of power gates to regulate the output voltage for any load/reference transient. The self-calibrated CC ensures a 2-asynchronous-event-cycle settling time independent of the load/VREF range. Measurements of a 22nm CMOS testchip demonstrate >20X faster settling time and >6X lower droop magnitude than a conventional linear controller (LC) based LDO.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
