{"title":"基于电压等效电路模型优化mos门控晶闸管设计陡亚阈斜率pn体捆扎SOI场效应管","authors":"D. Ueda","doi":"10.7567/SSDM.2017.E-5-03","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":22504,"journal":{"name":"The Japan Society of Applied Physics","volume":"16 1","pages":""},"PeriodicalIF":0.0000,"publicationDate":"2017-08-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Optimizing MOS-Gated Thyristor using Voltage-based Equivalent Circuit Model for Designing Steep Subthreshold Slope PN-Body Tied SOI FET\",\"authors\":\"D. Ueda\",\"doi\":\"10.7567/SSDM.2017.E-5-03\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":22504,\"journal\":{\"name\":\"The Japan Society of Applied Physics\",\"volume\":\"16 1\",\"pages\":\"\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-08-08\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"The Japan Society of Applied Physics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.7567/SSDM.2017.E-5-03\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"The Japan Society of Applied Physics","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.7567/SSDM.2017.E-5-03","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}