Multiple sub-histogram equalization low light level image enhancement and realization on FPGA

In order to solve the problems that low light level image has low contrast and it is difficult to distinguish objective,it is necessary to research on low light level image enhancement algorithm.A multiple subhistogram equalization enhancement algorithm is proposed.Initially,in the proposed algorithm,the histogram are separated into four parts according to the area equally.Then,the resultant sub-histograms are clipped according to the average number of pixels of input image to reduce the enhancement phenomenon.In addition,the scale factor is adopted to adjust dynamic range.Finally,each sub-histogram is equalized.The algorithm is implemented on FPGA with verilog language,and is given subjective and objective evaluation.With this algorithm good results can be achieved in real-time on the hardware platform,and the delay of an image processing is about 0.45 ms.Experimental results show that with this proposed algorithm no saturation and noise amplification phenomenon appear,and image details of the processed image are well preserved and highlighted.Thealgorithm meets the real-time requirement and the enhanced images of better visual effect can be achieved.