三维倒装芯片结构中微细金属凸点间局部残余应力的测量

Q4 Engineering
K. Nakahira, Hironori Tago, Takuya Sasaki, Ken Suzuki, H. Miura
{"title":"三维倒装芯片结构中微细金属凸点间局部残余应力的测量","authors":"K. Nakahira, Hironori Tago, Takuya Sasaki, Ken Suzuki, H. Miura","doi":"10.1504/IJMSI.2014.064770","DOIUrl":null,"url":null,"abstract":"The local thermal deformation of the chips mounted by area-arrayed fine bumps has increased drastically because of the decrease of the flexural rigidity of the thinned chips. In this paper, the dominant structural factors of the local residual stress in a silicon chip are investigated quantitatively based on the measurement of the local residual stress in a chip using stress sensor chips. The piezoresistive strain gauges were embedded in the sensor chips. The length of each gauge was 2 µm and a unit cell consisted of four gauges with different crystallographic directions. This alignment of strain gauges enables to measure the tensor component of three-dimensional stress fields separately. Test flip chip substrates were made by silicon chip on which the area-arrayed tin/copper bumps were electroplated. The width of a bump was fixed at 200 µm and the bump pitch was varied from 400 µm to 1,000 µm. The measured amplitude of the residual stress increased from about 30 MPa to 250 MPa. It was confirmed that both the material constant of underfill and the alignment structure of fine bumps are the dominant factors of the local deformation and stress of a silicon chip mounted on area-arrayed metallic bumps.","PeriodicalId":39035,"journal":{"name":"International Journal of Materials and Structural Integrity","volume":"22 1","pages":"21-31"},"PeriodicalIF":0.0000,"publicationDate":"2014-09-15","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1504/IJMSI.2014.064770","citationCount":"4","resultStr":"{\"title\":\"Measurement of the local residual stress between fine metallic bumps in 3D flip chip structures\",\"authors\":\"K. Nakahira, Hironori Tago, Takuya Sasaki, Ken Suzuki, H. Miura\",\"doi\":\"10.1504/IJMSI.2014.064770\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The local thermal deformation of the chips mounted by area-arrayed fine bumps has increased drastically because of the decrease of the flexural rigidity of the thinned chips. In this paper, the dominant structural factors of the local residual stress in a silicon chip are investigated quantitatively based on the measurement of the local residual stress in a chip using stress sensor chips. The piezoresistive strain gauges were embedded in the sensor chips. The length of each gauge was 2 µm and a unit cell consisted of four gauges with different crystallographic directions. This alignment of strain gauges enables to measure the tensor component of three-dimensional stress fields separately. Test flip chip substrates were made by silicon chip on which the area-arrayed tin/copper bumps were electroplated. The width of a bump was fixed at 200 µm and the bump pitch was varied from 400 µm to 1,000 µm. The measured amplitude of the residual stress increased from about 30 MPa to 250 MPa. It was confirmed that both the material constant of underfill and the alignment structure of fine bumps are the dominant factors of the local deformation and stress of a silicon chip mounted on area-arrayed metallic bumps.\",\"PeriodicalId\":39035,\"journal\":{\"name\":\"International Journal of Materials and Structural Integrity\",\"volume\":\"22 1\",\"pages\":\"21-31\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2014-09-15\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://sci-hub-pdf.com/10.1504/IJMSI.2014.064770\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Journal of Materials and Structural Integrity\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1504/IJMSI.2014.064770\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q4\",\"JCRName\":\"Engineering\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Materials and Structural Integrity","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1504/IJMSI.2014.064770","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q4","JCRName":"Engineering","Score":null,"Total":0}
引用次数: 4

摘要

薄化后的微细凸点使芯片的弯曲刚度降低,导致芯片局部热变形急剧增加。本文利用应力传感器芯片对硅片局部残余应力进行测量,定量研究了硅片局部残余应力的主导结构因素。压阻式应变片嵌入传感器芯片中。每个量规的长度为2µm,一个晶胞由四个不同结晶方向的量规组成。应变片的这种排列可以单独测量三维应力场的张量分量。测试倒装片衬底是由硅片制成的,在硅片上电镀区域排列的锡/铜凸起。凸起宽度固定为200µm,凸起间距从400µm到1000µm不等。残余应力的测量幅值由30 MPa左右增加到250 MPa。结果表明,下填料的材料常数和微凸点的排列结构是影响硅芯片局部变形和应力的主要因素。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Measurement of the local residual stress between fine metallic bumps in 3D flip chip structures
The local thermal deformation of the chips mounted by area-arrayed fine bumps has increased drastically because of the decrease of the flexural rigidity of the thinned chips. In this paper, the dominant structural factors of the local residual stress in a silicon chip are investigated quantitatively based on the measurement of the local residual stress in a chip using stress sensor chips. The piezoresistive strain gauges were embedded in the sensor chips. The length of each gauge was 2 µm and a unit cell consisted of four gauges with different crystallographic directions. This alignment of strain gauges enables to measure the tensor component of three-dimensional stress fields separately. Test flip chip substrates were made by silicon chip on which the area-arrayed tin/copper bumps were electroplated. The width of a bump was fixed at 200 µm and the bump pitch was varied from 400 µm to 1,000 µm. The measured amplitude of the residual stress increased from about 30 MPa to 250 MPa. It was confirmed that both the material constant of underfill and the alignment structure of fine bumps are the dominant factors of the local deformation and stress of a silicon chip mounted on area-arrayed metallic bumps.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
CiteScore
0.40
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信