Sayan Seal;Andrea K. Wallace;Audrey M. Dearien;Chris Farnell;Homer Alan Mantooth
{"title":"具有垂直集成栅极驱动器的无引线键合SiC开关单元","authors":"Sayan Seal;Andrea K. Wallace;Audrey M. Dearien;Chris Farnell;Homer Alan Mantooth","doi":"10.1109/TPEL.2020.2974981","DOIUrl":null,"url":null,"abstract":"In this article, an SiC half-bridge module with an integrated gate driver is demonstrated. A physically and electrically compact integration scheme produces a decrease in the parasitic inductance of the critical switching loops in the circuit. Furthermore, a wire bondless integration scheme was devised for the power devices to keep the interconnect parasitic inductance to very low levels. This was realized by converting a bare die SiC power device into a flip-chip capable chip-scale package. This article provides a description of the implementation of the novel wire bondless chip-scale device packages in a switching cell with an integrated gate driver. The electrical performance of the module was evaluated, and very high slew rates of 24 V/ns were demonstrated with <; 5% overshoot. These results were encouraging for realizing high-frequency switching in SiC power electronic systems.","PeriodicalId":13267,"journal":{"name":"IEEE Transactions on Power Electronics","volume":"35 9","pages":"9690-9699"},"PeriodicalIF":6.6000,"publicationDate":"2020-02-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1109/TPEL.2020.2974981","citationCount":"7","resultStr":"{\"title\":\"A Wire Bondless SiC Switching Cell With a Vertically Integrated Gate Driver\",\"authors\":\"Sayan Seal;Andrea K. Wallace;Audrey M. Dearien;Chris Farnell;Homer Alan Mantooth\",\"doi\":\"10.1109/TPEL.2020.2974981\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this article, an SiC half-bridge module with an integrated gate driver is demonstrated. A physically and electrically compact integration scheme produces a decrease in the parasitic inductance of the critical switching loops in the circuit. Furthermore, a wire bondless integration scheme was devised for the power devices to keep the interconnect parasitic inductance to very low levels. This was realized by converting a bare die SiC power device into a flip-chip capable chip-scale package. This article provides a description of the implementation of the novel wire bondless chip-scale device packages in a switching cell with an integrated gate driver. The electrical performance of the module was evaluated, and very high slew rates of 24 V/ns were demonstrated with <; 5% overshoot. These results were encouraging for realizing high-frequency switching in SiC power electronic systems.\",\"PeriodicalId\":13267,\"journal\":{\"name\":\"IEEE Transactions on Power Electronics\",\"volume\":\"35 9\",\"pages\":\"9690-9699\"},\"PeriodicalIF\":6.6000,\"publicationDate\":\"2020-02-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://sci-hub-pdf.com/10.1109/TPEL.2020.2974981\",\"citationCount\":\"7\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Power Electronics\",\"FirstCategoryId\":\"5\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/9006920/\",\"RegionNum\":1,\"RegionCategory\":\"工程技术\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q1\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Power Electronics","FirstCategoryId":"5","ListUrlMain":"https://ieeexplore.ieee.org/document/9006920/","RegionNum":1,"RegionCategory":"工程技术","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}
A Wire Bondless SiC Switching Cell With a Vertically Integrated Gate Driver
In this article, an SiC half-bridge module with an integrated gate driver is demonstrated. A physically and electrically compact integration scheme produces a decrease in the parasitic inductance of the critical switching loops in the circuit. Furthermore, a wire bondless integration scheme was devised for the power devices to keep the interconnect parasitic inductance to very low levels. This was realized by converting a bare die SiC power device into a flip-chip capable chip-scale package. This article provides a description of the implementation of the novel wire bondless chip-scale device packages in a switching cell with an integrated gate driver. The electrical performance of the module was evaluated, and very high slew rates of 24 V/ns were demonstrated with <; 5% overshoot. These results were encouraging for realizing high-frequency switching in SiC power electronic systems.
期刊介绍:
The IEEE Transactions on Power Electronics journal covers all issues of widespread or generic interest to engineers who work in the field of power electronics. The Journal editors will enforce standards and a review policy equivalent to the IEEE Transactions, and only papers of high technical quality will be accepted. Papers which treat new and novel device, circuit or system issues which are of generic interest to power electronics engineers are published. Papers which are not within the scope of this Journal will be forwarded to the appropriate IEEE Journal or Transactions editors. Examples of papers which would be more appropriately published in other Journals or Transactions include: 1) Papers describing semiconductor or electron device physics. These papers would be more appropriate for the IEEE Transactions on Electron Devices. 2) Papers describing applications in specific areas: e.g., industry, instrumentation, utility power systems, aerospace, industrial electronics, etc. These papers would be more appropriate for the Transactions of the Society which is concerned with these applications. 3) Papers describing magnetic materials and magnetic device physics. These papers would be more appropriate for the IEEE Transactions on Magnetics. 4) Papers on machine theory. These papers would be more appropriate for the IEEE Transactions on Power Systems. While original papers of significant technical content will comprise the major portion of the Journal, tutorial papers and papers of historical value are also reviewed for publication.