Chua-Chin Wang, O. L. J. A. Jose, Pang-Yen Lou, Chung-Jye Hsu, L. K. Tolentino, R. Sangalang
{"title":"基于PWM的轻载高效率单片DC-DC降压变换器设计","authors":"Chua-Chin Wang, O. L. J. A. Jose, Pang-Yen Lou, Chung-Jye Hsu, L. K. Tolentino, R. Sangalang","doi":"10.1080/21681724.2022.2068661","DOIUrl":null,"url":null,"abstract":"ABSTRACT This research illustrates a DC–DC buck converter with a pulse width modulation (PWM) feedback control loop and capable of power supply voltage range from VDD to 2.5× VDD, which is equivalent to 5–14 V. It is a single chip with area of 1.379 × 0.813 mm2 using 0.5 µm HV CMOS process, where high voltage (HV) MOSFETs, a Dead-time detector, a PWM feedback loop, a control circuit and HV driving transistors are included. The main feature of our design is its capability of shutting off an optimal number of power MOSFETs during light load operation, resulting in a very high conversion efficiency. Most important of all, the optimal solution is analytically proved. The light load efficiency is raised from 31.71% by traditional methods to 67.94% by the proposed design.","PeriodicalId":13968,"journal":{"name":"International Journal of Electronics Letters","volume":"11 1","pages":"255 - 266"},"PeriodicalIF":0.0000,"publicationDate":"2022-05-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"Single-chip DC–DC buck converter design based on PWM with high-efficiency in light load\",\"authors\":\"Chua-Chin Wang, O. L. J. A. Jose, Pang-Yen Lou, Chung-Jye Hsu, L. K. Tolentino, R. Sangalang\",\"doi\":\"10.1080/21681724.2022.2068661\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"ABSTRACT This research illustrates a DC–DC buck converter with a pulse width modulation (PWM) feedback control loop and capable of power supply voltage range from VDD to 2.5× VDD, which is equivalent to 5–14 V. It is a single chip with area of 1.379 × 0.813 mm2 using 0.5 µm HV CMOS process, where high voltage (HV) MOSFETs, a Dead-time detector, a PWM feedback loop, a control circuit and HV driving transistors are included. The main feature of our design is its capability of shutting off an optimal number of power MOSFETs during light load operation, resulting in a very high conversion efficiency. Most important of all, the optimal solution is analytically proved. The light load efficiency is raised from 31.71% by traditional methods to 67.94% by the proposed design.\",\"PeriodicalId\":13968,\"journal\":{\"name\":\"International Journal of Electronics Letters\",\"volume\":\"11 1\",\"pages\":\"255 - 266\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-05-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Journal of Electronics Letters\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1080/21681724.2022.2068661\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"Engineering\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Electronics Letters","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1080/21681724.2022.2068661","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"Engineering","Score":null,"Total":0}
Single-chip DC–DC buck converter design based on PWM with high-efficiency in light load
ABSTRACT This research illustrates a DC–DC buck converter with a pulse width modulation (PWM) feedback control loop and capable of power supply voltage range from VDD to 2.5× VDD, which is equivalent to 5–14 V. It is a single chip with area of 1.379 × 0.813 mm2 using 0.5 µm HV CMOS process, where high voltage (HV) MOSFETs, a Dead-time detector, a PWM feedback loop, a control circuit and HV driving transistors are included. The main feature of our design is its capability of shutting off an optimal number of power MOSFETs during light load operation, resulting in a very high conversion efficiency. Most important of all, the optimal solution is analytically proved. The light load efficiency is raised from 31.71% by traditional methods to 67.94% by the proposed design.
期刊介绍:
International Journal of Electronics Letters (IJEL) is a world-leading journal dedicated to the rapid dissemination of new concepts and developments across the broad and interdisciplinary field of electronics. The Journal welcomes submissions on all topics in electronics, with specific emphasis on the following areas: • power electronics • embedded systems • semiconductor devices • analogue circuits • digital electronics • microwave and millimetre-wave techniques • wireless and optical communications • sensors • instrumentation • medical electronics Papers should focus on technical applications and developing research at the cutting edge of the discipline. Proposals for special issues are encouraged, and should be discussed with the Editor-in-Chief.