一个时间模式PWM一阶低通滤波器

IF 1.6 Q3 ENGINEERING, ELECTRICAL & ELECTRONIC

Journal of Low Power Electronics and Applications Pub Date : 2023-05-06 DOI:10.3390/jlpea13020032

Konstantinos P. Pagkalos, Orfeas Panetas-Felouris, S. Vlassis

{"title":"一个时间模式PWM一阶低通滤波器","authors":"Konstantinos P. Pagkalos, Orfeas Panetas-Felouris, S. Vlassis","doi":"10.3390/jlpea13020032","DOIUrl":null,"url":null,"abstract":"In this work, a first-order low-pass filter is proposed as suitable for time-mode PWM signal processing. In time-mode PWM signal processing, the pulse width of a rectangular pulse is the processing variable. The filter is constructed using basic time-mode building blocks such as time registers and time adders and so it is characterized by low complexity which can lead to the modular and versatile design of higher-order filters. All the building blocks of the filter were designed and verified in a TSMC 65 nm technology process. The sampling frequency was 5 MHz, the gain of the filter at low frequencies was at −0.016 dB, the cut-off frequency was 1.2323 MHz, and the power consumption was around 59.1 μW.","PeriodicalId":38100,"journal":{"name":"Journal of Low Power Electronics and Applications","volume":" ","pages":""},"PeriodicalIF":1.6000,"publicationDate":"2023-05-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A Time-Mode PWM 1st Order Low-Pass Filter\",\"authors\":\"Konstantinos P. Pagkalos, Orfeas Panetas-Felouris, S. Vlassis\",\"doi\":\"10.3390/jlpea13020032\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this work, a first-order low-pass filter is proposed as suitable for time-mode PWM signal processing. In time-mode PWM signal processing, the pulse width of a rectangular pulse is the processing variable. The filter is constructed using basic time-mode building blocks such as time registers and time adders and so it is characterized by low complexity which can lead to the modular and versatile design of higher-order filters. All the building blocks of the filter were designed and verified in a TSMC 65 nm technology process. The sampling frequency was 5 MHz, the gain of the filter at low frequencies was at −0.016 dB, the cut-off frequency was 1.2323 MHz, and the power consumption was around 59.1 μW.\",\"PeriodicalId\":38100,\"journal\":{\"name\":\"Journal of Low Power Electronics and Applications\",\"volume\":\" \",\"pages\":\"\"},\"PeriodicalIF\":1.6000,\"publicationDate\":\"2023-05-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Journal of Low Power Electronics and Applications\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.3390/jlpea13020032\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q3\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of Low Power Electronics and Applications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.3390/jlpea13020032","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q3","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}

引用次数: 0

摘要

本文提出了一种适用于时模PWM信号处理的一阶低通滤波器。在时模PWM信号处理中，矩形脉冲的脉宽是处理变量。该滤波器采用时间寄存器和时间加法器等基本时模构建块构建，因此具有低复杂度的特点，可以实现高阶滤波器的模块化和通用性设计。该滤波器的所有组成模块均采用台积电65nm工艺设计和验证。采样频率为5 MHz，低频增益为−0.016 dB，截止频率为1.2323 MHz，功耗约为59.1 μW。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A Time-Mode PWM 1st Order Low-Pass Filter

In this work, a first-order low-pass filter is proposed as suitable for time-mode PWM signal processing. In time-mode PWM signal processing, the pulse width of a rectangular pulse is the processing variable. The filter is constructed using basic time-mode building blocks such as time registers and time adders and so it is characterized by low complexity which can lead to the modular and versatile design of higher-order filters. All the building blocks of the filter were designed and verified in a TSMC 65 nm technology process. The sampling frequency was 5 MHz, the gain of the filter at low frequencies was at −0.016 dB, the cut-off frequency was 1.2323 MHz, and the power consumption was around 59.1 μW.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Journal of Low Power Electronics and Applications Engineering-Electrical and Electronic Engineering

CiteScore

3.60

自引率

14.30%

发文量

审稿时长

11 weeks