基于FPGA的智能目标检测与加密传输系统

IF 4.9 3区计算机科学 Q1 COMPUTER SCIENCE, HARDWARE & ARCHITECTURE

Computers & Electrical Engineering Pub Date : 2025-09-01 DOI:10.1016/j.compeleceng.2025.110653

Dongxu Liu, Yuzhuo Zhao, Zhiyan Ma, Qun Ding

{"title":"基于FPGA的智能目标检测与加密传输系统","authors":"Dongxu Liu, Yuzhuo Zhao, Zhiyan Ma, Qun Ding","doi":"10.1016/j.compeleceng.2025.110653","DOIUrl":null,"url":null,"abstract":"<div><div>The current society has a significant demand for intelligent target detection and encrypted transmission systems. To address this issue, this paper proposes a smart target detection and encrypted transmission system based on FPGA. Specifically, a YOLOv4-tiny accelerator is developed to provide hardware acceleration for target detection using the PYNQ-Z2 development board. The target detection results are transmitted via the UDP protocol through Jupyter Notebook on the Processing System of the board. Additionally, a ZUC encryption algorithm IP core is implemented on the Programmable Logic and invoked by the Processing System to achieve hardware acceleration for encrypted transmission. Performance analysis demonstrates that the proposed intelligent target detection and encrypted transmission system exhibits key advantages including high detection accuracy, robust encryption effectiveness, and low latency.</div></div>","PeriodicalId":50630,"journal":{"name":"Computers & Electrical Engineering","volume":"128 ","pages":"Article 110653"},"PeriodicalIF":4.9000,"publicationDate":"2025-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Intelligent target detection and encrypted transmission system based on FPGA\",\"authors\":\"Dongxu Liu, Yuzhuo Zhao, Zhiyan Ma, Qun Ding\",\"doi\":\"10.1016/j.compeleceng.2025.110653\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><div>The current society has a significant demand for intelligent target detection and encrypted transmission systems. To address this issue, this paper proposes a smart target detection and encrypted transmission system based on FPGA. Specifically, a YOLOv4-tiny accelerator is developed to provide hardware acceleration for target detection using the PYNQ-Z2 development board. The target detection results are transmitted via the UDP protocol through Jupyter Notebook on the Processing System of the board. Additionally, a ZUC encryption algorithm IP core is implemented on the Programmable Logic and invoked by the Processing System to achieve hardware acceleration for encrypted transmission. Performance analysis demonstrates that the proposed intelligent target detection and encrypted transmission system exhibits key advantages including high detection accuracy, robust encryption effectiveness, and low latency.</div></div>\",\"PeriodicalId\":50630,\"journal\":{\"name\":\"Computers & Electrical Engineering\",\"volume\":\"128 \",\"pages\":\"Article 110653\"},\"PeriodicalIF\":4.9000,\"publicationDate\":\"2025-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Computers & Electrical Engineering\",\"FirstCategoryId\":\"94\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S0045790625005968\",\"RegionNum\":3,\"RegionCategory\":\"计算机科学\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q1\",\"JCRName\":\"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Computers & Electrical Engineering","FirstCategoryId":"94","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S0045790625005968","RegionNum":3,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"COMPUTER SCIENCE, HARDWARE & ARCHITECTURE","Score":null,"Total":0}

引用次数: 0

摘要

当前社会对智能目标检测和加密传输系统有着巨大的需求。针对这一问题，本文提出了一种基于FPGA的智能目标检测与加密传输系统。具体来说，使用PYNQ-Z2开发板开发了yolov4微型加速器，为目标检测提供硬件加速。目标检测结果通过UDP协议通过板卡处理系统上的Jupyter Notebook进行传输。此外，在可编程逻辑上实现了ZUC加密算法IP核，并由处理系统调用，实现了加密传输的硬件加速。性能分析表明，所提出的智能目标检测和加密传输系统具有检测精度高、加密有效性强和低延迟等关键优势。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Intelligent target detection and encrypted transmission system based on FPGA

The current society has a significant demand for intelligent target detection and encrypted transmission systems. To address this issue, this paper proposes a smart target detection and encrypted transmission system based on FPGA. Specifically, a YOLOv4-tiny accelerator is developed to provide hardware acceleration for target detection using the PYNQ-Z2 development board. The target detection results are transmitted via the UDP protocol through Jupyter Notebook on the Processing System of the board. Additionally, a ZUC encryption algorithm IP core is implemented on the Programmable Logic and invoked by the Processing System to achieve hardware acceleration for encrypted transmission. Performance analysis demonstrates that the proposed intelligent target detection and encrypted transmission system exhibits key advantages including high detection accuracy, robust encryption effectiveness, and low latency.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

Computers & Electrical Engineering 工程技术-工程：电子与电气

CiteScore

9.20

自引率

7.00%

发文量

661

审稿时长

47 days

期刊介绍： The impact of computers has nowhere been more revolutionary than in electrical engineering. The design, analysis, and operation of electrical and electronic systems are now dominated by computers, a transformation that has been motivated by the natural ease of interface between computers and electrical systems, and the promise of spectacular improvements in speed and efficiency. Published since 1973, Computers & Electrical Engineering provides rapid publication of topical research into the integration of computer technology and computational techniques with electrical and electronic systems. The journal publishes papers featuring novel implementations of computers and computational techniques in areas like signal and image processing, high-performance computing, parallel processing, and communications. Special attention will be paid to papers describing innovative architectures, algorithms, and software tools.