用于消费电子产品生理电信号检测的14位250-KS/s免校准SAR ADC

IF 4.3 2区计算机科学 Q1 ENGINEERING, ELECTRICAL & ELECTRONIC

IEEE Transactions on Consumer Electronics Pub Date : 2025-01-06 DOI:10.1109/TCE.2025.3526687

Yuhua Liang;Ruiwen Liu;Yichen Duan;Zhangming Zhu

{"title":"用于消费电子产品生理电信号检测的14位250-KS/s免校准SAR ADC","authors":"Yuhua Liang;Ruiwen Liu;Yichen Duan;Zhangming Zhu","doi":"10.1109/TCE.2025.3526687","DOIUrl":null,"url":null,"abstract":"This paper presents a 14-bit 250-KS/s R-C hybrid calibration-free SAR ADC for the detection of physiological electrical signals in consumer electronics. This design adopts a switching scheme to control the resistive DAC (RDAC) and capacitive DAC (CDAC) to avoid the variation of the common-mode voltage. A redundant capacitance is introduced in the CDAC to suppress insufficient signal establishment during inter-stage conversion. The proposed hybrid R-C architecture in this paper can greatly reduce the matching requirement for resistive and capacitive elements while simultaneously addressing the contradiction between the conversion speed and accuracy. With the Nyquist rate input, the post-simulation results show that the effective number of bits (ENOB) is 12.65 bits, the DNL is −0.68/0.8 LSB, and the INL is −1.4/0.84 LSB.","PeriodicalId":13208,"journal":{"name":"IEEE Transactions on Consumer Electronics","volume":"71 1","pages":"1046-1053"},"PeriodicalIF":4.3000,"publicationDate":"2025-01-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A 14-Bit 250-KS/s Calibration-Free SAR ADC for the Detection of Physiological Electrical Signals in Consumer Electronics\",\"authors\":\"Yuhua Liang;Ruiwen Liu;Yichen Duan;Zhangming Zhu\",\"doi\":\"10.1109/TCE.2025.3526687\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a 14-bit 250-KS/s R-C hybrid calibration-free SAR ADC for the detection of physiological electrical signals in consumer electronics. This design adopts a switching scheme to control the resistive DAC (RDAC) and capacitive DAC (CDAC) to avoid the variation of the common-mode voltage. A redundant capacitance is introduced in the CDAC to suppress insufficient signal establishment during inter-stage conversion. The proposed hybrid R-C architecture in this paper can greatly reduce the matching requirement for resistive and capacitive elements while simultaneously addressing the contradiction between the conversion speed and accuracy. With the Nyquist rate input, the post-simulation results show that the effective number of bits (ENOB) is 12.65 bits, the DNL is −0.68/0.8 LSB, and the INL is −1.4/0.84 LSB.\",\"PeriodicalId\":13208,\"journal\":{\"name\":\"IEEE Transactions on Consumer Electronics\",\"volume\":\"71 1\",\"pages\":\"1046-1053\"},\"PeriodicalIF\":4.3000,\"publicationDate\":\"2025-01-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Transactions on Consumer Electronics\",\"FirstCategoryId\":\"94\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10829812/\",\"RegionNum\":2,\"RegionCategory\":\"计算机科学\",\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q1\",\"JCRName\":\"ENGINEERING, ELECTRICAL & ELECTRONIC\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Transactions on Consumer Electronics","FirstCategoryId":"94","ListUrlMain":"https://ieeexplore.ieee.org/document/10829812/","RegionNum":2,"RegionCategory":"计算机科学","ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"ENGINEERING, ELECTRICAL & ELECTRONIC","Score":null,"Total":0}

引用次数: 0

摘要

本文提出了一种用于消费电子产品生理电信号检测的14位250-KS/s R-C混合免校准SAR ADC。本设计采用开关方式控制电阻式DAC （RDAC）和电容式DAC (CDAC)，避免共模电压的变化。在CDAC中引入冗余电容以抑制级间转换时信号建立不足。本文提出的混合R-C结构可以大大降低电阻和电容元件的匹配要求，同时解决了转换速度和精度之间的矛盾。在Nyquist速率输入下，后仿真结果表明，有效比特数（ENOB）为12.65 bit， DNL为−0.68/0.8 LSB， INL为−1.4/0.84 LSB。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 14-Bit 250-KS/s Calibration-Free SAR ADC for the Detection of Physiological Electrical Signals in Consumer Electronics

This paper presents a 14-bit 250-KS/s R-C hybrid calibration-free SAR ADC for the detection of physiological electrical signals in consumer electronics. This design adopts a switching scheme to control the resistive DAC (RDAC) and capacitive DAC (CDAC) to avoid the variation of the common-mode voltage. A redundant capacitance is introduced in the CDAC to suppress insufficient signal establishment during inter-stage conversion. The proposed hybrid R-C architecture in this paper can greatly reduce the matching requirement for resistive and capacitive elements while simultaneously addressing the contradiction between the conversion speed and accuracy. With the Nyquist rate input, the post-simulation results show that the effective number of bits (ENOB) is 12.65 bits, the DNL is −0.68/0.8 LSB, and the INL is −1.4/0.84 LSB.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

IEEE Transactions on Consumer Electronics 工程技术-电信学

CiteScore

7.70

自引率

9.30%

发文量

审稿时长

3.3 months

期刊介绍： The main focus for the IEEE Transactions on Consumer Electronics is the engineering and research aspects of the theory, design, construction, manufacture or end use of mass market electronics, systems, software and services for consumers.