用于光伏应用的单源开关电容升压九电平逆变器

Lakshmi Prasanna , T.R. Jyothsna , Allam Venkatesh , CH. Nayak bhukya
{"title":"用于光伏应用的单源开关电容升压九电平逆变器","authors":"Lakshmi Prasanna ,&nbsp;T.R. Jyothsna ,&nbsp;Allam Venkatesh ,&nbsp;CH. Nayak bhukya","doi":"10.1016/j.prime.2025.101009","DOIUrl":null,"url":null,"abstract":"<div><div>Switched-Capacitor-Based Multilevel Inverters (SCMLIs) are evaluated using a \"cost function\" (CF) that takes into consideration important factors such the number of devices, total standing voltage (TSV), and source demands. In this study, a nine-level inverter is constructed to improve its boosting capabilities while minimizing its CF value and switch count. The proposed SCMLI uses a single DC source and two capacitors to achieve a voltage boosting of four. Peak Inverse Voltage (PIV) is lower than the output voltage peak amplitude for all working switches. Using a level-shifted pulse width modulation technique, the suggested architecture is examined. First, the performance of the suggested design is examined using MATLAB/Simulink simulations that allow for various kinds of parameter variations. It also takes into account the design of switching capacitors and the assessment of device power losses. PLECS software based thermal modelling is used to evaluate efficiency and power losses. The enhanced performance of the proposed structure in addressing key areas is demonstrated by a detailed comparative examination of existing topologies. Following that, hardware-in-loop (HIL) tests are carried out to validate the feasibility of the study and the functionality of the suggested topology.</div></div>","PeriodicalId":100488,"journal":{"name":"e-Prime - Advances in Electrical Engineering, Electronics and Energy","volume":"12 ","pages":"Article 101009"},"PeriodicalIF":0.0000,"publicationDate":"2025-05-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Single source switched capacitor boosting nine-level inverter for PV applications\",\"authors\":\"Lakshmi Prasanna ,&nbsp;T.R. Jyothsna ,&nbsp;Allam Venkatesh ,&nbsp;CH. Nayak bhukya\",\"doi\":\"10.1016/j.prime.2025.101009\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><div>Switched-Capacitor-Based Multilevel Inverters (SCMLIs) are evaluated using a \\\"cost function\\\" (CF) that takes into consideration important factors such the number of devices, total standing voltage (TSV), and source demands. In this study, a nine-level inverter is constructed to improve its boosting capabilities while minimizing its CF value and switch count. The proposed SCMLI uses a single DC source and two capacitors to achieve a voltage boosting of four. Peak Inverse Voltage (PIV) is lower than the output voltage peak amplitude for all working switches. Using a level-shifted pulse width modulation technique, the suggested architecture is examined. First, the performance of the suggested design is examined using MATLAB/Simulink simulations that allow for various kinds of parameter variations. It also takes into account the design of switching capacitors and the assessment of device power losses. PLECS software based thermal modelling is used to evaluate efficiency and power losses. The enhanced performance of the proposed structure in addressing key areas is demonstrated by a detailed comparative examination of existing topologies. Following that, hardware-in-loop (HIL) tests are carried out to validate the feasibility of the study and the functionality of the suggested topology.</div></div>\",\"PeriodicalId\":100488,\"journal\":{\"name\":\"e-Prime - Advances in Electrical Engineering, Electronics and Energy\",\"volume\":\"12 \",\"pages\":\"Article 101009\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2025-05-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"e-Prime - Advances in Electrical Engineering, Electronics and Energy\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S2772671125001160\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"e-Prime - Advances in Electrical Engineering, Electronics and Energy","FirstCategoryId":"1085","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S2772671125001160","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

基于开关电容的多电平逆变器(scmli)使用“成本函数”(CF)进行评估,该函数考虑了器件数量、总驻电压(TSV)和电源需求等重要因素。在本研究中,构建了一个九电平逆变器,以提高其升压能力,同时最小化其CF值和开关数。所提出的SCMLI使用单个直流电源和两个电容器来实现4倍的电压提升。峰值反向电压(PIV)低于所有工作开关的输出电压峰值幅度。采用电平移脉宽调制技术,对所建议的结构进行了检验。首先,使用允许各种参数变化的MATLAB/Simulink模拟来检查建议设计的性能。它还考虑了开关电容器的设计和器件功率损耗的评估。基于PLECS软件的热建模用于评估效率和功率损耗。通过对现有拓扑的详细比较检查,证明了所提出的结构在解决关键领域方面的增强性能。随后,进行硬件在环(HIL)测试,以验证研究的可行性和所建议拓扑的功能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Single source switched capacitor boosting nine-level inverter for PV applications
Switched-Capacitor-Based Multilevel Inverters (SCMLIs) are evaluated using a "cost function" (CF) that takes into consideration important factors such the number of devices, total standing voltage (TSV), and source demands. In this study, a nine-level inverter is constructed to improve its boosting capabilities while minimizing its CF value and switch count. The proposed SCMLI uses a single DC source and two capacitors to achieve a voltage boosting of four. Peak Inverse Voltage (PIV) is lower than the output voltage peak amplitude for all working switches. Using a level-shifted pulse width modulation technique, the suggested architecture is examined. First, the performance of the suggested design is examined using MATLAB/Simulink simulations that allow for various kinds of parameter variations. It also takes into account the design of switching capacitors and the assessment of device power losses. PLECS software based thermal modelling is used to evaluate efficiency and power losses. The enhanced performance of the proposed structure in addressing key areas is demonstrated by a detailed comparative examination of existing topologies. Following that, hardware-in-loop (HIL) tests are carried out to validate the feasibility of the study and the functionality of the suggested topology.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
CiteScore
2.10
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信