用于三相并网电源变换器的新型离散锁频环路*

Q1 Engineering
Jiaqi Yu;Wenming Guo;Feng Zhou;Linjin Xie;Mingmin Zhang;Lihua Cao
{"title":"用于三相并网电源变换器的新型离散锁频环路*","authors":"Jiaqi Yu;Wenming Guo;Feng Zhou;Linjin Xie;Mingmin Zhang;Lihua Cao","doi":"10.23919/CJEE.2025.000114","DOIUrl":null,"url":null,"abstract":"A novel discrete-time frequency-locked loop (FLL) for three-phase grid-connected power converters that features rapid dynamic response and low computational cost is introduced. Firstly, a simplified nonlinear frequency-estimation model that leverages the inherent orthogonality of voltage signals in the <tex>$a$</tex>β- frame, along with an optimal fixed-length delay, is proposed. Subsequently, a discrete-time FLL structure is developed based on this model. In addition, a convergence analysis and parameter design are presented. Finally, a comparative experiment with established methods is conducted, and the results demonstrate that the proposed FLL offers a faster dynamic response, requires fewer parameters to be tuned, ensures a smoother startup process, and maintains a relatively lower computational cost.","PeriodicalId":36428,"journal":{"name":"Chinese Journal of Electrical Engineering","volume":"11 1","pages":"174-183"},"PeriodicalIF":0.0000,"publicationDate":"2025-03-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10955299","citationCount":"0","resultStr":"{\"title\":\"Novel Discrete-time Frequency-locked Loop for Three-phase Grid-connected Power Converters*\",\"authors\":\"Jiaqi Yu;Wenming Guo;Feng Zhou;Linjin Xie;Mingmin Zhang;Lihua Cao\",\"doi\":\"10.23919/CJEE.2025.000114\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A novel discrete-time frequency-locked loop (FLL) for three-phase grid-connected power converters that features rapid dynamic response and low computational cost is introduced. Firstly, a simplified nonlinear frequency-estimation model that leverages the inherent orthogonality of voltage signals in the <tex>$a$</tex>β- frame, along with an optimal fixed-length delay, is proposed. Subsequently, a discrete-time FLL structure is developed based on this model. In addition, a convergence analysis and parameter design are presented. Finally, a comparative experiment with established methods is conducted, and the results demonstrate that the proposed FLL offers a faster dynamic response, requires fewer parameters to be tuned, ensures a smoother startup process, and maintains a relatively lower computational cost.\",\"PeriodicalId\":36428,\"journal\":{\"name\":\"Chinese Journal of Electrical Engineering\",\"volume\":\"11 1\",\"pages\":\"174-183\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2025-03-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=10955299\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Chinese Journal of Electrical Engineering\",\"FirstCategoryId\":\"1087\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10955299/\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q1\",\"JCRName\":\"Engineering\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Chinese Journal of Electrical Engineering","FirstCategoryId":"1087","ListUrlMain":"https://ieeexplore.ieee.org/document/10955299/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"Engineering","Score":null,"Total":0}
引用次数: 0

摘要

介绍了一种动态响应快、计算成本低的三相并网电源变换器离散锁频环。首先,提出了一种简化的非线性频率估计模型,该模型利用了$a$β-帧中电压信号的固有正交性以及最优定长延迟。随后,在此模型的基础上,建立了一个离散时间的FLL结构。此外,还进行了收敛分析和参数设计。最后,与已有方法进行了对比实验,结果表明,该方法具有更快的动态响应速度、更少的参数调整量、更平稳的启动过程以及相对较低的计算成本。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Novel Discrete-time Frequency-locked Loop for Three-phase Grid-connected Power Converters*
A novel discrete-time frequency-locked loop (FLL) for three-phase grid-connected power converters that features rapid dynamic response and low computational cost is introduced. Firstly, a simplified nonlinear frequency-estimation model that leverages the inherent orthogonality of voltage signals in the $a$β- frame, along with an optimal fixed-length delay, is proposed. Subsequently, a discrete-time FLL structure is developed based on this model. In addition, a convergence analysis and parameter design are presented. Finally, a comparative experiment with established methods is conducted, and the results demonstrate that the proposed FLL offers a faster dynamic response, requires fewer parameters to be tuned, ensures a smoother startup process, and maintains a relatively lower computational cost.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Chinese Journal of Electrical Engineering
Chinese Journal of Electrical Engineering Energy-Energy Engineering and Power Technology
CiteScore
7.80
自引率
0.00%
发文量
621
审稿时长
12 weeks
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信