Nikolaos Bartzoudis, José Rubio Fernández, David López-Bueno, Godfrey Kibalya, Angelos Antonopoulos
{"title":"在 FPGA SoC 设备中加速 RAN 功能的微编排","authors":"Nikolaos Bartzoudis, José Rubio Fernández, David López-Bueno, Godfrey Kibalya, Angelos Antonopoulos","doi":"arxiv-2409.11362","DOIUrl":null,"url":null,"abstract":"This work provides a vision on how to tackle the underutilization of compute\nresources in FPGA SoC devices used across 5G and edge computing\ninfrastructures. A first step towards this end is the implementation of a\nresource management layer able to migrate and scale functions in such devices,\nbased on context events. This layer sets the basis to design a hierarchical\ndata-driven micro-orchestrator in charge of providing the lifecycle management\nof functions in FPGA SoC devices. In the O-RAN context, the micro-orchestrator\nis foreseen to take the form of an xApp/rApp tandem trained with RAN traffic\nand context data.","PeriodicalId":501280,"journal":{"name":"arXiv - CS - Networking and Internet Architecture","volume":"55 1","pages":""},"PeriodicalIF":0.0000,"publicationDate":"2024-09-17","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Micro-orchestration of RAN functions accelerated in FPGA SoC devices\",\"authors\":\"Nikolaos Bartzoudis, José Rubio Fernández, David López-Bueno, Godfrey Kibalya, Angelos Antonopoulos\",\"doi\":\"arxiv-2409.11362\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This work provides a vision on how to tackle the underutilization of compute\\nresources in FPGA SoC devices used across 5G and edge computing\\ninfrastructures. A first step towards this end is the implementation of a\\nresource management layer able to migrate and scale functions in such devices,\\nbased on context events. This layer sets the basis to design a hierarchical\\ndata-driven micro-orchestrator in charge of providing the lifecycle management\\nof functions in FPGA SoC devices. In the O-RAN context, the micro-orchestrator\\nis foreseen to take the form of an xApp/rApp tandem trained with RAN traffic\\nand context data.\",\"PeriodicalId\":501280,\"journal\":{\"name\":\"arXiv - CS - Networking and Internet Architecture\",\"volume\":\"55 1\",\"pages\":\"\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2024-09-17\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"arXiv - CS - Networking and Internet Architecture\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/arxiv-2409.11362\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"arXiv - CS - Networking and Internet Architecture","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/arxiv-2409.11362","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Micro-orchestration of RAN functions accelerated in FPGA SoC devices
This work provides a vision on how to tackle the underutilization of compute
resources in FPGA SoC devices used across 5G and edge computing
infrastructures. A first step towards this end is the implementation of a
resource management layer able to migrate and scale functions in such devices,
based on context events. This layer sets the basis to design a hierarchical
data-driven micro-orchestrator in charge of providing the lifecycle management
of functions in FPGA SoC devices. In the O-RAN context, the micro-orchestrator
is foreseen to take the form of an xApp/rApp tandem trained with RAN traffic
and context data.