适用于 SiC MOSFET 的新型多谐振栅极驱动器电路

Nazmus Sakib;Abasifreke Ebong;Madhav D. Manjrekar
{"title":"适用于 SiC MOSFET 的新型多谐振栅极驱动器电路","authors":"Nazmus Sakib;Abasifreke Ebong;Madhav D. Manjrekar","doi":"10.1109/JESTIE.2024.3393628","DOIUrl":null,"url":null,"abstract":"This article proposes design and implementation of a new multiresonant gate driver circuit for silicon carbide (SiC) metal–oxide–semiconductor field-effect transistors (MOSFETs). The proposed gate driver circuit consumes less power than a conventional gate driver (CGD) circuit at high switching frequency applications. Power consumption in the gate driver circuit is proportional to the operating switching frequency and is significant in higher switching frequency applications. A CGD circuit can provide unipolar gate pulses and all the energy provided to the gate driver is dissipated in the gate resistance. A resonant circuit can be used to recycle part of the energy stored in the gate capacitance and reduce the overall power consumption by the gate driver. For efficient operation of the MOSFET, it is desirable to provide unequal voltage levels during switching operation. In this study, a novel gate driving circuit is presented, which provides unequal voltage levels with clamping functionality utilizing higher order harmonics. A detailed analysis of the gate driving power loss is provided. In addition, detailed design procedure, and experimental verification are presented. According to the experimental results, the proposed gate driver can reduce up to 65% of the gate driver power consumption compared to a CGD circuit.","PeriodicalId":100620,"journal":{"name":"IEEE Journal of Emerging and Selected Topics in Industrial Electronics","volume":"5 3","pages":"805-812"},"PeriodicalIF":0.0000,"publicationDate":"2024-04-25","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"A New Multiresonant Gate Driver Circuit for SiC MOSFETs\",\"authors\":\"Nazmus Sakib;Abasifreke Ebong;Madhav D. Manjrekar\",\"doi\":\"10.1109/JESTIE.2024.3393628\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This article proposes design and implementation of a new multiresonant gate driver circuit for silicon carbide (SiC) metal–oxide–semiconductor field-effect transistors (MOSFETs). The proposed gate driver circuit consumes less power than a conventional gate driver (CGD) circuit at high switching frequency applications. Power consumption in the gate driver circuit is proportional to the operating switching frequency and is significant in higher switching frequency applications. A CGD circuit can provide unipolar gate pulses and all the energy provided to the gate driver is dissipated in the gate resistance. A resonant circuit can be used to recycle part of the energy stored in the gate capacitance and reduce the overall power consumption by the gate driver. For efficient operation of the MOSFET, it is desirable to provide unequal voltage levels during switching operation. In this study, a novel gate driving circuit is presented, which provides unequal voltage levels with clamping functionality utilizing higher order harmonics. A detailed analysis of the gate driving power loss is provided. In addition, detailed design procedure, and experimental verification are presented. According to the experimental results, the proposed gate driver can reduce up to 65% of the gate driver power consumption compared to a CGD circuit.\",\"PeriodicalId\":100620,\"journal\":{\"name\":\"IEEE Journal of Emerging and Selected Topics in Industrial Electronics\",\"volume\":\"5 3\",\"pages\":\"805-812\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2024-04-25\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"IEEE Journal of Emerging and Selected Topics in Industrial Electronics\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://ieeexplore.ieee.org/document/10508344/\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"IEEE Journal of Emerging and Selected Topics in Industrial Electronics","FirstCategoryId":"1085","ListUrlMain":"https://ieeexplore.ieee.org/document/10508344/","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文提出了一种用于碳化硅(SiC)金属氧化物半导体场效应晶体管(MOSFET)的新型多谐振栅极驱动电路的设计与实现方法。在高开关频率应用中,所提出的栅极驱动电路比传统的栅极驱动电路(CGD)功耗更低。栅极驱动器电路的功耗与工作开关频率成正比,在开关频率较高的应用中功耗很大。CGD 电路可提供单极性栅极脉冲,提供给栅极驱动器的所有能量都耗散在栅极电阻中。谐振电路可用于回收栅极电容中存储的部分能量,降低栅极驱动器的总体功耗。为了实现 MOSFET 的高效运行,最好在开关操作期间提供不等的电压电平。本研究提出了一种新型栅极驱动电路,它利用高阶谐波提供具有箝位功能的不等电压电平。本文对栅极驱动功率损耗进行了详细分析。此外,还介绍了详细的设计程序和实验验证。实验结果表明,与 CGD 电路相比,所提出的栅极驱动器可减少高达 65% 的栅极驱动器功耗。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A New Multiresonant Gate Driver Circuit for SiC MOSFETs
This article proposes design and implementation of a new multiresonant gate driver circuit for silicon carbide (SiC) metal–oxide–semiconductor field-effect transistors (MOSFETs). The proposed gate driver circuit consumes less power than a conventional gate driver (CGD) circuit at high switching frequency applications. Power consumption in the gate driver circuit is proportional to the operating switching frequency and is significant in higher switching frequency applications. A CGD circuit can provide unipolar gate pulses and all the energy provided to the gate driver is dissipated in the gate resistance. A resonant circuit can be used to recycle part of the energy stored in the gate capacitance and reduce the overall power consumption by the gate driver. For efficient operation of the MOSFET, it is desirable to provide unequal voltage levels during switching operation. In this study, a novel gate driving circuit is presented, which provides unequal voltage levels with clamping functionality utilizing higher order harmonics. A detailed analysis of the gate driving power loss is provided. In addition, detailed design procedure, and experimental verification are presented. According to the experimental results, the proposed gate driver can reduce up to 65% of the gate driver power consumption compared to a CGD circuit.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信