利用 FPGA 实现基于 NTT 的多项式乘法的高效硬件加速器

{"title":"利用 FPGA 实现基于 NTT 的多项式乘法的高效硬件加速器","authors":"Raziyeh Salarifard, Hadi Soleimany","doi":"10.1007/s13389-024-00357-1","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":502892,"journal":{"name":"Journal of Cryptographic Engineering","volume":"10 7","pages":""},"PeriodicalIF":0.0000,"publicationDate":"2024-06-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"An efficient hardware accelerator for NTT-based polynomial multiplication using FPGA\",\"authors\":\"Raziyeh Salarifard, Hadi Soleimany\",\"doi\":\"10.1007/s13389-024-00357-1\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":502892,\"journal\":{\"name\":\"Journal of Cryptographic Engineering\",\"volume\":\"10 7\",\"pages\":\"\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2024-06-04\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Journal of Cryptographic Engineering\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1007/s13389-024-00357-1\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of Cryptographic Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1007/s13389-024-00357-1","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}