基于低功耗混合 MTJ/CMOS 逻辑门的内存计算设计与研究

{"title":"基于低功耗混合 MTJ/CMOS 逻辑门的内存计算设计与研究","authors":"Prashanth Barla, Vinod Kumar Joshi, S. Bhat","doi":"10.1080/23311916.2024.2335845","DOIUrl":null,"url":null,"abstract":"","PeriodicalId":10464,"journal":{"name":"Cogent Engineering","volume":null,"pages":null},"PeriodicalIF":2.1000,"publicationDate":"2024-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Design and investigation of computation-in-memory based low power hybrid MTJ/CMOS logic gates\",\"authors\":\"Prashanth Barla, Vinod Kumar Joshi, S. Bhat\",\"doi\":\"10.1080/23311916.2024.2335845\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"\",\"PeriodicalId\":10464,\"journal\":{\"name\":\"Cogent Engineering\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":2.1000,\"publicationDate\":\"2024-05-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Cogent Engineering\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1080/23311916.2024.2335845\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q2\",\"JCRName\":\"ENGINEERING, MULTIDISCIPLINARY\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Cogent Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1080/23311916.2024.2335845","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q2","JCRName":"ENGINEERING, MULTIDISCIPLINARY","Score":null,"Total":0}