Emre Karabulut, Arsalan Ali Malik, Amro Awad, Aydin Aysu
{"title":"THEMIS:面向 FPGA 多租户公平使用的时间、异构性和能量调度系统","authors":"Emre Karabulut, Arsalan Ali Malik, Amro Awad, Aydin Aysu","doi":"arxiv-2404.00507","DOIUrl":null,"url":null,"abstract":"Using correct design metrics and understanding the limitations of the\nunderlying technology is critical to developing effective scheduling\nalgorithms. Unfortunately, existing scheduling techniques used \\emph{incorrect}\nmetrics and had \\emph{unrealistic} assumptions for fair scheduling of\nmulti-tenant FPGAs where each tenant is aimed to share approximately the same\nnumber of resources both spatially and temporally. This paper introduces an enhanced fair scheduling algorithm for multi-tenant\nFPGA use, addressing previous metric and assumption issues, with three specific\nimprovements claimed First, our method ensures spatiotemporal fairness by\nconsidering both spatial and temporal aspects, addressing the limitation of\nprior work that assumed uniform task latency. Second, we incorporate energy\nconsiderations into fairness by adjusting scheduling intervals and accounting\nfor energy overhead, thereby balancing energy efficiency with fairness. Third,\nwe acknowledge overlooked aspects of FPGA multi-tenancy, including\nheterogeneous regions and the constraints on dynamically merging/splitting\npartially reconfigurable regions. We develop and evaluate our improved fair\nscheduling algorithm with these three enhancements. Inspired by the Greek\ngoddess of law and personification of justice, we name our fair scheduling\nsolution THEMIS: \\underline{T}ime, \\underline{H}eterogeneity, and\n\\underline{E}nergy \\underline{Mi}nded \\underline{S}cheduling. We used the Xilinx Zedboard XC7Z020 to quantify our approach's savings.\nCompared to previous algorithms, our improved scheduling algorithm enhances\nfairness between 24.2--98.4\\% and allows a trade-off between 55.3$\\times$ in\nenergy vs. 69.3$\\times$ in fairness. The paper thus informs cloud providers\nabout future scheduling optimizations for fairness with related challenges and\nopportunities.","PeriodicalId":501333,"journal":{"name":"arXiv - CS - Operating Systems","volume":"13 1","pages":""},"PeriodicalIF":0.0000,"publicationDate":"2024-03-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"THEMIS: Time, Heterogeneity, and Energy Minded Scheduling for Fair Multi-Tenant Use in FPGAs\",\"authors\":\"Emre Karabulut, Arsalan Ali Malik, Amro Awad, Aydin Aysu\",\"doi\":\"arxiv-2404.00507\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Using correct design metrics and understanding the limitations of the\\nunderlying technology is critical to developing effective scheduling\\nalgorithms. Unfortunately, existing scheduling techniques used \\\\emph{incorrect}\\nmetrics and had \\\\emph{unrealistic} assumptions for fair scheduling of\\nmulti-tenant FPGAs where each tenant is aimed to share approximately the same\\nnumber of resources both spatially and temporally. This paper introduces an enhanced fair scheduling algorithm for multi-tenant\\nFPGA use, addressing previous metric and assumption issues, with three specific\\nimprovements claimed First, our method ensures spatiotemporal fairness by\\nconsidering both spatial and temporal aspects, addressing the limitation of\\nprior work that assumed uniform task latency. Second, we incorporate energy\\nconsiderations into fairness by adjusting scheduling intervals and accounting\\nfor energy overhead, thereby balancing energy efficiency with fairness. Third,\\nwe acknowledge overlooked aspects of FPGA multi-tenancy, including\\nheterogeneous regions and the constraints on dynamically merging/splitting\\npartially reconfigurable regions. We develop and evaluate our improved fair\\nscheduling algorithm with these three enhancements. Inspired by the Greek\\ngoddess of law and personification of justice, we name our fair scheduling\\nsolution THEMIS: \\\\underline{T}ime, \\\\underline{H}eterogeneity, and\\n\\\\underline{E}nergy \\\\underline{Mi}nded \\\\underline{S}cheduling. We used the Xilinx Zedboard XC7Z020 to quantify our approach's savings.\\nCompared to previous algorithms, our improved scheduling algorithm enhances\\nfairness between 24.2--98.4\\\\% and allows a trade-off between 55.3$\\\\times$ in\\nenergy vs. 69.3$\\\\times$ in fairness. The paper thus informs cloud providers\\nabout future scheduling optimizations for fairness with related challenges and\\nopportunities.\",\"PeriodicalId\":501333,\"journal\":{\"name\":\"arXiv - CS - Operating Systems\",\"volume\":\"13 1\",\"pages\":\"\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2024-03-31\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"arXiv - CS - Operating Systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/arxiv-2404.00507\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"arXiv - CS - Operating Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/arxiv-2404.00507","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
THEMIS: Time, Heterogeneity, and Energy Minded Scheduling for Fair Multi-Tenant Use in FPGAs
Using correct design metrics and understanding the limitations of the
underlying technology is critical to developing effective scheduling
algorithms. Unfortunately, existing scheduling techniques used \emph{incorrect}
metrics and had \emph{unrealistic} assumptions for fair scheduling of
multi-tenant FPGAs where each tenant is aimed to share approximately the same
number of resources both spatially and temporally. This paper introduces an enhanced fair scheduling algorithm for multi-tenant
FPGA use, addressing previous metric and assumption issues, with three specific
improvements claimed First, our method ensures spatiotemporal fairness by
considering both spatial and temporal aspects, addressing the limitation of
prior work that assumed uniform task latency. Second, we incorporate energy
considerations into fairness by adjusting scheduling intervals and accounting
for energy overhead, thereby balancing energy efficiency with fairness. Third,
we acknowledge overlooked aspects of FPGA multi-tenancy, including
heterogeneous regions and the constraints on dynamically merging/splitting
partially reconfigurable regions. We develop and evaluate our improved fair
scheduling algorithm with these three enhancements. Inspired by the Greek
goddess of law and personification of justice, we name our fair scheduling
solution THEMIS: \underline{T}ime, \underline{H}eterogeneity, and
\underline{E}nergy \underline{Mi}nded \underline{S}cheduling. We used the Xilinx Zedboard XC7Z020 to quantify our approach's savings.
Compared to previous algorithms, our improved scheduling algorithm enhances
fairness between 24.2--98.4\% and allows a trade-off between 55.3$\times$ in
energy vs. 69.3$\times$ in fairness. The paper thus informs cloud providers
about future scheduling optimizations for fairness with related challenges and
opportunities.