将 COO 高效转换为 CSR,加速 FPGA 上的稀疏矩阵处理

Yuta Nagahara, Jiale Yan, Kazushi Kawamura, Masato Motomura, Thiem Van Chu
{"title":"将 COO 高效转换为 CSR,加速 FPGA 上的稀疏矩阵处理","authors":"Yuta Nagahara, Jiale Yan, Kazushi Kawamura, Masato Motomura, Thiem Van Chu","doi":"10.1109/ICCE59016.2024.10444348","DOIUrl":null,"url":null,"abstract":"Sparse matrix processing is an important computational kernel widely applied in various fields such as graph processing, and big data analysis. In many applications, sparse matrix processing is often a bottleneck, so various accelerators for it have been proposed. These accelerators often process sparse matrices in compressed formats like Coordinate (COO) or Compressed Sparse Row (CSR), which store only nonzero elements, to optimize memory usage. Some accelerators perform the conversion of output matrices calculated in COO format to CSR format, which enables a higher compression ratio, in order to reduce external memory traffic. Given that external memory bandwidth is the performance bottleneck in most cases, designing an efficient COO to CSR (COO2CSR) converter is an important issue that needs to be addressed. In this paper, we propose a COO2CSR conversion method that overcomes the challenge of performing the conversion in a highly parallel manner without prior knowledge of the target matrix. Based on this method, we develop a high-performance COO2CSR converter. We simulated our converter and found that it achieves near-optimal throughput. In addition, logic synthesis results on an Alveo U55C FPGA board showed that the converter consumes only 1.07% of LUTs, 0.65% of FFs, and 1.24% of BRAMs.","PeriodicalId":518694,"journal":{"name":"2024 IEEE International Conference on Consumer Electronics (ICCE)","volume":"66 4","pages":"1-2"},"PeriodicalIF":0.0000,"publicationDate":"2024-01-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Efficient COO to CSR Conversion for Accelerating Sparse Matrix Processing on FPGA\",\"authors\":\"Yuta Nagahara, Jiale Yan, Kazushi Kawamura, Masato Motomura, Thiem Van Chu\",\"doi\":\"10.1109/ICCE59016.2024.10444348\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Sparse matrix processing is an important computational kernel widely applied in various fields such as graph processing, and big data analysis. In many applications, sparse matrix processing is often a bottleneck, so various accelerators for it have been proposed. These accelerators often process sparse matrices in compressed formats like Coordinate (COO) or Compressed Sparse Row (CSR), which store only nonzero elements, to optimize memory usage. Some accelerators perform the conversion of output matrices calculated in COO format to CSR format, which enables a higher compression ratio, in order to reduce external memory traffic. Given that external memory bandwidth is the performance bottleneck in most cases, designing an efficient COO to CSR (COO2CSR) converter is an important issue that needs to be addressed. In this paper, we propose a COO2CSR conversion method that overcomes the challenge of performing the conversion in a highly parallel manner without prior knowledge of the target matrix. Based on this method, we develop a high-performance COO2CSR converter. We simulated our converter and found that it achieves near-optimal throughput. In addition, logic synthesis results on an Alveo U55C FPGA board showed that the converter consumes only 1.07% of LUTs, 0.65% of FFs, and 1.24% of BRAMs.\",\"PeriodicalId\":518694,\"journal\":{\"name\":\"2024 IEEE International Conference on Consumer Electronics (ICCE)\",\"volume\":\"66 4\",\"pages\":\"1-2\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2024-01-06\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2024 IEEE International Conference on Consumer Electronics (ICCE)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCE59016.2024.10444348\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2024 IEEE International Conference on Consumer Electronics (ICCE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCE59016.2024.10444348","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

稀疏矩阵处理是一种重要的计算内核,广泛应用于图形处理和大数据分析等多个领域。在许多应用中,稀疏矩阵处理往往是一个瓶颈,因此人们提出了各种用于稀疏矩阵处理的加速器。这些加速器通常以压缩格式(如只存储非零元素的坐标(COO)或压缩稀疏行(CSR))处理稀疏矩阵,以优化内存使用。有些加速器会将以 COO 格式计算的输出矩阵转换为 CSR 格式,从而实现更高的压缩率,以减少外部内存流量。鉴于外部内存带宽是大多数情况下的性能瓶颈,设计一种高效的 COO 到 CSR(CO2CSR)转换器是一个需要解决的重要问题。在本文中,我们提出了一种 COO2CSR 转换方法,它克服了在不预先知道目标矩阵的情况下以高度并行的方式进行转换的难题。基于这种方法,我们开发了一种高性能 COO2CSR 转换器。我们对转换器进行了仿真,发现它实现了接近最优的吞吐量。此外,在 Alveo U55C FPGA 板上进行的逻辑综合结果显示,该转换器仅消耗了 1.07% 的 LUT、0.65% 的 FF 和 1.24% 的 BRAM。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Efficient COO to CSR Conversion for Accelerating Sparse Matrix Processing on FPGA
Sparse matrix processing is an important computational kernel widely applied in various fields such as graph processing, and big data analysis. In many applications, sparse matrix processing is often a bottleneck, so various accelerators for it have been proposed. These accelerators often process sparse matrices in compressed formats like Coordinate (COO) or Compressed Sparse Row (CSR), which store only nonzero elements, to optimize memory usage. Some accelerators perform the conversion of output matrices calculated in COO format to CSR format, which enables a higher compression ratio, in order to reduce external memory traffic. Given that external memory bandwidth is the performance bottleneck in most cases, designing an efficient COO to CSR (COO2CSR) converter is an important issue that needs to be addressed. In this paper, we propose a COO2CSR conversion method that overcomes the challenge of performing the conversion in a highly parallel manner without prior knowledge of the target matrix. Based on this method, we develop a high-performance COO2CSR converter. We simulated our converter and found that it achieves near-optimal throughput. In addition, logic synthesis results on an Alveo U55C FPGA board showed that the converter consumes only 1.07% of LUTs, 0.65% of FFs, and 1.24% of BRAMs.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信