级联非对称多电平逆变器 PI 和模糊控制器的仿真与 FPGA 实现

Dr. T. S. Sivakumaran, Henok G Medihen Teklu, Sime Gonfa Heyi, SKB. Rathika
{"title":"级联非对称多电平逆变器 PI 和模糊控制器的仿真与 FPGA 实现","authors":"Dr. T. S. Sivakumaran, Henok G Medihen Teklu, Sime Gonfa Heyi, SKB. Rathika","doi":"10.59256/ijire.20240502002","DOIUrl":null,"url":null,"abstract":"The main objective of this work is to improve the performance of Multilevel Inverter by using the novel LS-PD- PWM and controlling technique instead of the existing approach. The proposed work focus on closed loop controller such as existing PI and Fuzzy Logic Controller for resistive load with Multilevel Inverter. The proposed Asymmetric fifteen level Inverter offers less THD and high frequency than the Asymmetric nine level inverter. Asymmetric multilevel inverter is used to reduce the switching losses and THD. In this work is the generation and implementation of Pulse Width Modulation (PWM) techniques using Field Programmable Gate Array (FPGA) for Multilevel Inverter. PWM can be generated via Microprocessors, Microcontroller, FPGA and DSP Processors. Higher density Programmable Logic Devices (PLD) such as FPGAs can be used to amalgamate large amounts of logic into a single Integrated. Pulse width modulation (PWM) is generally used in power converter control. To generate LS-PD- PWM by using FPGA, this occupies less memory capacity and accurate than conventional one. An efficient PWM generation technique is performed using FPGA for lower frequency applications. Simulation and synthesis is done by ModelSim6.3c and Xilinx10.1. Further, the Implementation is carried out by FPGA Spartan3 Xc3s50. Key Word: PWM, FPGA, PLD (Programmable Logic Devices), LS-PD-PWM","PeriodicalId":516932,"journal":{"name":"International Journal of Innovative Research in Engineering","volume":"1 6","pages":""},"PeriodicalIF":0.0000,"publicationDate":"2024-03-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Simulation and FPGA based Implementation of PI and Fuzzy Controllers for Cascaded Asymmetric Multilevel Inverter\",\"authors\":\"Dr. T. S. Sivakumaran, Henok G Medihen Teklu, Sime Gonfa Heyi, SKB. Rathika\",\"doi\":\"10.59256/ijire.20240502002\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The main objective of this work is to improve the performance of Multilevel Inverter by using the novel LS-PD- PWM and controlling technique instead of the existing approach. The proposed work focus on closed loop controller such as existing PI and Fuzzy Logic Controller for resistive load with Multilevel Inverter. The proposed Asymmetric fifteen level Inverter offers less THD and high frequency than the Asymmetric nine level inverter. Asymmetric multilevel inverter is used to reduce the switching losses and THD. In this work is the generation and implementation of Pulse Width Modulation (PWM) techniques using Field Programmable Gate Array (FPGA) for Multilevel Inverter. PWM can be generated via Microprocessors, Microcontroller, FPGA and DSP Processors. Higher density Programmable Logic Devices (PLD) such as FPGAs can be used to amalgamate large amounts of logic into a single Integrated. Pulse width modulation (PWM) is generally used in power converter control. To generate LS-PD- PWM by using FPGA, this occupies less memory capacity and accurate than conventional one. An efficient PWM generation technique is performed using FPGA for lower frequency applications. Simulation and synthesis is done by ModelSim6.3c and Xilinx10.1. Further, the Implementation is carried out by FPGA Spartan3 Xc3s50. Key Word: PWM, FPGA, PLD (Programmable Logic Devices), LS-PD-PWM\",\"PeriodicalId\":516932,\"journal\":{\"name\":\"International Journal of Innovative Research in Engineering\",\"volume\":\"1 6\",\"pages\":\"\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2024-03-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"International Journal of Innovative Research in Engineering\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.59256/ijire.20240502002\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Journal of Innovative Research in Engineering","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.59256/ijire.20240502002","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

这项工作的主要目的是通过使用新颖的 LS-PD- PWM 和控制技术取代现有方法,提高多电平逆变器的性能。建议的工作重点是闭环控制,如现有的多电平逆变器电阻负载 PI 和模糊逻辑控制器。与非对称九电平逆变器相比,拟议的非对称十五电平逆变器具有更低的总谐波失真(THD)和更高的频率。非对称多电平逆变器用于降低开关损耗和总谐波失真。在这项工作中,使用现场可编程门阵列(FPGA)为多电平逆变器生成和实现脉冲宽度调制(PWM)技术。PWM 可通过微处理器、微控制器、FPGA 和 DSP 处理器产生。FPGA 等更高密度的可编程逻辑器件 (PLD) 可用于将大量逻辑整合到单个集成电路中。脉冲宽度调制(PWM)通常用于功率转换器控制。使用 FPGA 生成 LS-PD- PWM,与传统的 PWM 相比,占用的内存容量更小,精度更高。针对低频应用,使用 FPGA 实现了高效的 PWM 生成技术。仿真和综合由 ModelSim6.3c 和 Xilinx10.1 完成。此外,还通过 FPGA Spartan3 Xc3s50 进行了实现。关键字PWM、FPGA、PLD(可编程逻辑器件)、LS-PD-PWM
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Simulation and FPGA based Implementation of PI and Fuzzy Controllers for Cascaded Asymmetric Multilevel Inverter
The main objective of this work is to improve the performance of Multilevel Inverter by using the novel LS-PD- PWM and controlling technique instead of the existing approach. The proposed work focus on closed loop controller such as existing PI and Fuzzy Logic Controller for resistive load with Multilevel Inverter. The proposed Asymmetric fifteen level Inverter offers less THD and high frequency than the Asymmetric nine level inverter. Asymmetric multilevel inverter is used to reduce the switching losses and THD. In this work is the generation and implementation of Pulse Width Modulation (PWM) techniques using Field Programmable Gate Array (FPGA) for Multilevel Inverter. PWM can be generated via Microprocessors, Microcontroller, FPGA and DSP Processors. Higher density Programmable Logic Devices (PLD) such as FPGAs can be used to amalgamate large amounts of logic into a single Integrated. Pulse width modulation (PWM) is generally used in power converter control. To generate LS-PD- PWM by using FPGA, this occupies less memory capacity and accurate than conventional one. An efficient PWM generation technique is performed using FPGA for lower frequency applications. Simulation and synthesis is done by ModelSim6.3c and Xilinx10.1. Further, the Implementation is carried out by FPGA Spartan3 Xc3s50. Key Word: PWM, FPGA, PLD (Programmable Logic Devices), LS-PD-PWM
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信