低工作损耗Si/ 4H-SiC异质结MOSFET及其门控隧穿效应分析

Q1 Engineering
Hang Chen, You-Run Zhang
{"title":"低工作损耗Si/ 4H-SiC异质结MOSFET及其门控隧穿效应分析","authors":"Hang Chen,&nbsp;You-Run Zhang","doi":"10.1016/j.jnlest.2023.100224","DOIUrl":null,"url":null,"abstract":"<div><p>A silicon (Si)/silicon carbide (4H–SiC) heterojunction double-trench metal-oxide-semiconductor field effect transistor (MOSFET) (HDT-MOS) with the gate-controlled tunneling effect is proposed for the first time based on simulations. In this structure, the channel regions are made of Si to take advantage of its high channel mobility and carrier density. The voltage-withstanding region is made of 4H–SiC so that HDT-MOS has a high breakdown voltage (BV) similar to pure 4H–SiC double-trench MOSFETs (DT-MOSs). The gate-controlled tunneling effect indicates that the gate voltage (<em>V</em><sub><em>G</em></sub>) has a remarkable influence on the tunneling current of the heterojunction. The accumulation layer formed with positive <em>V</em><sub><em>G</em></sub> can reduce the width of the Si/SiC heterointerface barrier, similar to the heavily doped region in an Ohmic contact. This narrower barrier is easier for electrons to tunnel through, resulting in a lower heterointerface resistance. Thus, with similar BV (approximately 1770 ​V), the specific on-state resistance (<em>R</em><sub>ON-SP</sub>) of HDT-MOS is reduced by 0.77 ​mΩ‧cm<sup>2</sup> compared with that of DT-MOS. The gate-to-drain charge (<em>Q</em><sub>GD</sub>) and switching loss of HDT-MOS are 52.14 ​% and 22.59 ​% lower than those of DT-MOS, respectively, due to the lower gate platform voltage (<em>V</em><sub>GP</sub>) and the corresponding smaller variation (Δ<em>V</em><sub>GP</sub>). The figure of merit (<em>Q</em><sub>GD</sub> ​× ​<em>R</em><sub>ON-SP</sub>) of HDT-MOS decreases by 61.25 ​%. Moreover, the heterointerface charges can reduce <em>R</em><sub>ON-SP</sub> of HDT-MOS due to trap-assisted tunneling while the heterointerface traps show the opposite effect. Therefore, the HDT-MOS structure can significantly reduce the working loss of SiC MOSFET, leading to a lower temperature rise when the devices are applied in the system.</p></div>","PeriodicalId":53467,"journal":{"name":"Journal of Electronic Science and Technology","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2023-10-24","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://www.sciencedirect.com/science/article/pii/S1674862X23000423/pdfft?md5=594cfd23cbe2ed5b7202e9b83b80da53&pid=1-s2.0-S1674862X23000423-main.pdf","citationCount":"0","resultStr":"{\"title\":\"Low working loss Si/4H–SiC heterojunction MOSFET with analysis of the gate-controlled tunneling effect\",\"authors\":\"Hang Chen,&nbsp;You-Run Zhang\",\"doi\":\"10.1016/j.jnlest.2023.100224\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>A silicon (Si)/silicon carbide (4H–SiC) heterojunction double-trench metal-oxide-semiconductor field effect transistor (MOSFET) (HDT-MOS) with the gate-controlled tunneling effect is proposed for the first time based on simulations. In this structure, the channel regions are made of Si to take advantage of its high channel mobility and carrier density. The voltage-withstanding region is made of 4H–SiC so that HDT-MOS has a high breakdown voltage (BV) similar to pure 4H–SiC double-trench MOSFETs (DT-MOSs). The gate-controlled tunneling effect indicates that the gate voltage (<em>V</em><sub><em>G</em></sub>) has a remarkable influence on the tunneling current of the heterojunction. The accumulation layer formed with positive <em>V</em><sub><em>G</em></sub> can reduce the width of the Si/SiC heterointerface barrier, similar to the heavily doped region in an Ohmic contact. This narrower barrier is easier for electrons to tunnel through, resulting in a lower heterointerface resistance. Thus, with similar BV (approximately 1770 ​V), the specific on-state resistance (<em>R</em><sub>ON-SP</sub>) of HDT-MOS is reduced by 0.77 ​mΩ‧cm<sup>2</sup> compared with that of DT-MOS. The gate-to-drain charge (<em>Q</em><sub>GD</sub>) and switching loss of HDT-MOS are 52.14 ​% and 22.59 ​% lower than those of DT-MOS, respectively, due to the lower gate platform voltage (<em>V</em><sub>GP</sub>) and the corresponding smaller variation (Δ<em>V</em><sub>GP</sub>). The figure of merit (<em>Q</em><sub>GD</sub> ​× ​<em>R</em><sub>ON-SP</sub>) of HDT-MOS decreases by 61.25 ​%. Moreover, the heterointerface charges can reduce <em>R</em><sub>ON-SP</sub> of HDT-MOS due to trap-assisted tunneling while the heterointerface traps show the opposite effect. Therefore, the HDT-MOS structure can significantly reduce the working loss of SiC MOSFET, leading to a lower temperature rise when the devices are applied in the system.</p></div>\",\"PeriodicalId\":53467,\"journal\":{\"name\":\"Journal of Electronic Science and Technology\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2023-10-24\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://www.sciencedirect.com/science/article/pii/S1674862X23000423/pdfft?md5=594cfd23cbe2ed5b7202e9b83b80da53&pid=1-s2.0-S1674862X23000423-main.pdf\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Journal of Electronic Science and Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S1674862X23000423\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"Q1\",\"JCRName\":\"Engineering\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Journal of Electronic Science and Technology","FirstCategoryId":"1085","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S1674862X23000423","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"Q1","JCRName":"Engineering","Score":null,"Total":0}
引用次数: 0

摘要

在模拟的基础上,首次提出了一种具有栅极控制隧穿效应的硅/碳化硅异质结双沟道金属氧化物半导体场效应晶体管(HDT-MOS)。在这种结构中,通道区域由Si制成,以利用其高通道迁移率和载流子密度。耐压区由4H-SiC制成,因此HDT-MOS具有类似于纯4H-SiC双沟mosfet (DT-MOSs)的高击穿电压(BV)。栅控隧穿效应表明,栅电压对异质结的隧穿电流有显著影响。以正VG形成的堆积层可以减小Si/SiC异质界面势垒的宽度,类似于欧姆接触中的重掺杂区域。这种较窄的屏障更容易让电子隧穿,从而产生较低的异质界面电阻。因此,在BV相近(约1770 V)的情况下,HDT-MOS的比导通电阻(non - sp)比DT-MOS降低了0.77 mΩ·cm2。由于HDT-MOS的栅极平台电压(VGP)较低且相应的变化较小(ΔVGP), HDT-MOS的栅极漏极电荷(QGD)和开关损耗分别比DT-MOS低52.14%和22.59%。HDT-MOS的优值(QGD × RON-SP)降低了61.25%。此外,异质界面电荷由于陷阱辅助隧道效应而降低了HDT-MOS的RON-SP,而异质界面陷阱则表现出相反的效果。因此,HDT-MOS结构可以显著降低SiC MOSFET的工作损耗,使器件应用于系统时温升更低。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Low working loss Si/4H–SiC heterojunction MOSFET with analysis of the gate-controlled tunneling effect

A silicon (Si)/silicon carbide (4H–SiC) heterojunction double-trench metal-oxide-semiconductor field effect transistor (MOSFET) (HDT-MOS) with the gate-controlled tunneling effect is proposed for the first time based on simulations. In this structure, the channel regions are made of Si to take advantage of its high channel mobility and carrier density. The voltage-withstanding region is made of 4H–SiC so that HDT-MOS has a high breakdown voltage (BV) similar to pure 4H–SiC double-trench MOSFETs (DT-MOSs). The gate-controlled tunneling effect indicates that the gate voltage (VG) has a remarkable influence on the tunneling current of the heterojunction. The accumulation layer formed with positive VG can reduce the width of the Si/SiC heterointerface barrier, similar to the heavily doped region in an Ohmic contact. This narrower barrier is easier for electrons to tunnel through, resulting in a lower heterointerface resistance. Thus, with similar BV (approximately 1770 ​V), the specific on-state resistance (RON-SP) of HDT-MOS is reduced by 0.77 ​mΩ‧cm2 compared with that of DT-MOS. The gate-to-drain charge (QGD) and switching loss of HDT-MOS are 52.14 ​% and 22.59 ​% lower than those of DT-MOS, respectively, due to the lower gate platform voltage (VGP) and the corresponding smaller variation (ΔVGP). The figure of merit (QGD ​× ​RON-SP) of HDT-MOS decreases by 61.25 ​%. Moreover, the heterointerface charges can reduce RON-SP of HDT-MOS due to trap-assisted tunneling while the heterointerface traps show the opposite effect. Therefore, the HDT-MOS structure can significantly reduce the working loss of SiC MOSFET, leading to a lower temperature rise when the devices are applied in the system.

求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
Journal of Electronic Science and Technology
Journal of Electronic Science and Technology Engineering-Electrical and Electronic Engineering
CiteScore
4.30
自引率
0.00%
发文量
1362
审稿时长
99 days
期刊介绍: JEST (International) covers the state-of-the-art achievements in electronic science and technology, including the most highlight areas: ¨ Communication Technology ¨ Computer Science and Information Technology ¨ Information and Network Security ¨ Bioelectronics and Biomedicine ¨ Neural Networks and Intelligent Systems ¨ Electronic Systems and Array Processing ¨ Optoelectronic and Photonic Technologies ¨ Electronic Materials and Devices ¨ Sensing and Measurement ¨ Signal Processing and Image Processing JEST (International) is dedicated to building an open, high-level academic journal supported by researchers, professionals, and academicians. The Journal has been fully indexed by Ei INSPEC and has published, with great honor, the contributions from more than 20 countries and regions in the world.
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信