基于DCT -II变换硬件的VVC加速标准

Werda Imen, Belghith Fatma, Maraoui Amna, N. Masmoudi
{"title":"基于DCT -II变换硬件的VVC加速标准","authors":"Werda Imen, Belghith Fatma, Maraoui Amna, N. Masmoudi","doi":"10.1109/DTS52014.2021.9498196","DOIUrl":null,"url":null,"abstract":"The versatile video coding (VVC) standard achieves an important coding efficiency performance due to relevant innovation induced within several tools. Numerous contributions were made to the transform module with the use of new approach called Multiple Transform Selection (MTS). Three transform types are allowed: two Discrete Cosine Transform (DCT), noted DCT-II and DCT-VIII ; and one Discrete Sine Transforms (DST) DST-VII. This novel module enhances the compression efficiency performance and induces additional computational complexity. This work proposes hardware architectures of the 1-D and 2-D DCT-II transform considered as the most selected transform type within MTS module. Proposed implementation exploits correlation and symmetry properties within DCT-II transform matrices. VHDL implementation of the adopted method was able to process at 164 MHZ under an Arria 10AX115N3F4512SGES device.","PeriodicalId":158426,"journal":{"name":"2021 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)","volume":"11 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2021-06-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"DCT -II Transform Hardware-Based Acceleration for VVC Standard\",\"authors\":\"Werda Imen, Belghith Fatma, Maraoui Amna, N. Masmoudi\",\"doi\":\"10.1109/DTS52014.2021.9498196\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The versatile video coding (VVC) standard achieves an important coding efficiency performance due to relevant innovation induced within several tools. Numerous contributions were made to the transform module with the use of new approach called Multiple Transform Selection (MTS). Three transform types are allowed: two Discrete Cosine Transform (DCT), noted DCT-II and DCT-VIII ; and one Discrete Sine Transforms (DST) DST-VII. This novel module enhances the compression efficiency performance and induces additional computational complexity. This work proposes hardware architectures of the 1-D and 2-D DCT-II transform considered as the most selected transform type within MTS module. Proposed implementation exploits correlation and symmetry properties within DCT-II transform matrices. VHDL implementation of the adopted method was able to process at 164 MHZ under an Arria 10AX115N3F4512SGES device.\",\"PeriodicalId\":158426,\"journal\":{\"name\":\"2021 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)\",\"volume\":\"11 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-06-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DTS52014.2021.9498196\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DTS52014.2021.9498196","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

摘要

通用视频编码(VVC)标准由于在多个工具内部进行了相关的创新,实现了重要的编码效率性能。通过使用称为多重变换选择(MTS)的新方法,对变换模块做出了许多贡献。允许三种变换类型:两种离散余弦变换(DCT),即DCT- ii和DCT- viii;一个离散正弦变换(DST) DST- vii。这种新颖的模块在提高压缩效率的同时,也带来了额外的计算复杂度。这项工作提出了被认为是MTS模块中最受选择的转换类型的1-D和2-D DCT-II转换的硬件架构。提出的实现利用了DCT-II变换矩阵中的相关性和对称性。采用VHDL实现的方法能够在Arria 10AX115N3F4512SGES器件下进行164mhz的处理。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
DCT -II Transform Hardware-Based Acceleration for VVC Standard
The versatile video coding (VVC) standard achieves an important coding efficiency performance due to relevant innovation induced within several tools. Numerous contributions were made to the transform module with the use of new approach called Multiple Transform Selection (MTS). Three transform types are allowed: two Discrete Cosine Transform (DCT), noted DCT-II and DCT-VIII ; and one Discrete Sine Transforms (DST) DST-VII. This novel module enhances the compression efficiency performance and induces additional computational complexity. This work proposes hardware architectures of the 1-D and 2-D DCT-II transform considered as the most selected transform type within MTS module. Proposed implementation exploits correlation and symmetry properties within DCT-II transform matrices. VHDL implementation of the adopted method was able to process at 164 MHZ under an Arria 10AX115N3F4512SGES device.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信