Dae-gyu Park, Heung-Jae Cho, C. Lim, I. Yeo, J. Roh, Chung-Tae Kim, J. Hwang
{"title":"千兆级CMOS DRAM器件用原子层沉积Al/sub 2/O/sub 3/栅极介质的特性","authors":"Dae-gyu Park, Heung-Jae Cho, C. Lim, I. Yeo, J. Roh, Chung-Tae Kim, J. Hwang","doi":"10.1109/VLSIT.2000.852763","DOIUrl":null,"url":null,"abstract":"This paper demonstrates characteristics of Al/sub 2/O/sub 3/ gate dielectric prepared by atomic layer deposition (ALD) for giga scale CMOS DRAM devices. Interface state density /spl sim/7/spl times/10/sup 10/ eV/sup -1/ cm/sup -2/ near the midgap and excellent reliability with a low gate leakage current were attained from Al/sub 2/O/sub 3//Si MOS system. p/nMOSFETs characteristics in terms of current drivability, transconductance (Gm), and subthreshold swing are described.","PeriodicalId":268624,"journal":{"name":"2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104)","volume":"126 1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2000-06-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":"{\"title\":\"Characteristics of Al/sub 2/O/sub 3/ gate dielectric prepared by atomic layer deposition for giga scale CMOS DRAM devices\",\"authors\":\"Dae-gyu Park, Heung-Jae Cho, C. Lim, I. Yeo, J. Roh, Chung-Tae Kim, J. Hwang\",\"doi\":\"10.1109/VLSIT.2000.852763\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper demonstrates characteristics of Al/sub 2/O/sub 3/ gate dielectric prepared by atomic layer deposition (ALD) for giga scale CMOS DRAM devices. Interface state density /spl sim/7/spl times/10/sup 10/ eV/sup -1/ cm/sup -2/ near the midgap and excellent reliability with a low gate leakage current were attained from Al/sub 2/O/sub 3//Si MOS system. p/nMOSFETs characteristics in terms of current drivability, transconductance (Gm), and subthreshold swing are described.\",\"PeriodicalId\":268624,\"journal\":{\"name\":\"2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104)\",\"volume\":\"126 1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2000-06-13\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"10\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/VLSIT.2000.852763\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2000.852763","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Characteristics of Al/sub 2/O/sub 3/ gate dielectric prepared by atomic layer deposition for giga scale CMOS DRAM devices
This paper demonstrates characteristics of Al/sub 2/O/sub 3/ gate dielectric prepared by atomic layer deposition (ALD) for giga scale CMOS DRAM devices. Interface state density /spl sim/7/spl times/10/sup 10/ eV/sup -1/ cm/sup -2/ near the midgap and excellent reliability with a low gate leakage current were attained from Al/sub 2/O/sub 3//Si MOS system. p/nMOSFETs characteristics in terms of current drivability, transconductance (Gm), and subthreshold swing are described.