III-V型断隙纳米线tfet的尺度视角:使用快速紧密结合模式空间NEGF模型的原子性研究

A. Afzalian, M. Passlack, Y. Yeo
{"title":"III-V型断隙纳米线tfet的尺度视角:使用快速紧密结合模式空间NEGF模型的原子性研究","authors":"A. Afzalian, M. Passlack, Y. Yeo","doi":"10.1109/IEDM.2016.7838510","DOIUrl":null,"url":null,"abstract":"We report an in-depth atomistic study of the scaling potential of III-V GAA nanowire heterojunction TFET using an innovative tight-binding mode space (MS) technique with large speedup (up to 250×) while keeping good accuracy (error < 1%). It is shown that both n- and pTFET performances are best above 20 nm gate length for a cross-section of 5.5 nm in the [111] crystal orientation. At V<inf>dd</inf> = 0.3 V and I<inf>off</inf> = 50 pA/μm, the on-current (Ion) and energy-delay product (ETP) gain over a Si NW GAA MOSFET are 58× and 56× respectively. In a beyond 5 nm node low power ITRS 2.0 horizontal GAA design rule however, where the gate length is restricted to 12 nm, a [100] orientation is best but features up to 3× I<inf>on</inf> and 2.4× ETP degradation vs. the 20 nm TFET GAA design.","PeriodicalId":186544,"journal":{"name":"2016 IEEE International Electron Devices Meeting (IEDM)","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":"{\"title\":\"Scaling perspective for III-V broken gap nanowire TFETs: An atomistic study using a fast tight-binding mode-space NEGF model\",\"authors\":\"A. Afzalian, M. Passlack, Y. Yeo\",\"doi\":\"10.1109/IEDM.2016.7838510\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We report an in-depth atomistic study of the scaling potential of III-V GAA nanowire heterojunction TFET using an innovative tight-binding mode space (MS) technique with large speedup (up to 250×) while keeping good accuracy (error < 1%). It is shown that both n- and pTFET performances are best above 20 nm gate length for a cross-section of 5.5 nm in the [111] crystal orientation. At V<inf>dd</inf> = 0.3 V and I<inf>off</inf> = 50 pA/μm, the on-current (Ion) and energy-delay product (ETP) gain over a Si NW GAA MOSFET are 58× and 56× respectively. In a beyond 5 nm node low power ITRS 2.0 horizontal GAA design rule however, where the gate length is restricted to 12 nm, a [100] orientation is best but features up to 3× I<inf>on</inf> and 2.4× ETP degradation vs. the 20 nm TFET GAA design.\",\"PeriodicalId\":186544,\"journal\":{\"name\":\"2016 IEEE International Electron Devices Meeting (IEDM)\",\"volume\":\"16 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2016-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"12\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2016 IEEE International Electron Devices Meeting (IEDM)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IEDM.2016.7838510\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE International Electron Devices Meeting (IEDM)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IEDM.2016.7838510","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12

摘要

本文采用创新的紧密结合模式空间(MS)技术对III-V GAA纳米线异质结TFET的标度潜力进行了深入的原子研究,该技术具有高加速(高达250倍),同时保持良好的精度(误差< 1%)。结果表明,在晶体取向上,当栅极长度为5.5 nm时,n-和pTFET的性能在20 nm以上都是最好的。在Vdd = 0.3 V和Ioff = 50 pA/μm时,Si NW GAA MOSFET的导通电流(Ion)和能量延迟积(ETP)增益分别为58倍和56倍。然而,在超过5nm节点的低功率ITRS 2.0水平GAA设计规则中,栅极长度被限制在12nm,[100]取向是最好的,但与20 nm的ttfet GAA设计相比,它具有高达3倍的离子和2.4倍的ETP退化。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Scaling perspective for III-V broken gap nanowire TFETs: An atomistic study using a fast tight-binding mode-space NEGF model
We report an in-depth atomistic study of the scaling potential of III-V GAA nanowire heterojunction TFET using an innovative tight-binding mode space (MS) technique with large speedup (up to 250×) while keeping good accuracy (error < 1%). It is shown that both n- and pTFET performances are best above 20 nm gate length for a cross-section of 5.5 nm in the [111] crystal orientation. At Vdd = 0.3 V and Ioff = 50 pA/μm, the on-current (Ion) and energy-delay product (ETP) gain over a Si NW GAA MOSFET are 58× and 56× respectively. In a beyond 5 nm node low power ITRS 2.0 horizontal GAA design rule however, where the gate length is restricted to 12 nm, a [100] orientation is best but features up to 3× Ion and 2.4× ETP degradation vs. the 20 nm TFET GAA design.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信