一种可直流连接的多通道生物医学数据采集专用集成电路

2013 Proceedings of the ESSCIRC (ESSCIRC) Pub Date : 2013-10-31 DOI:10.1109/ESSCIRC.2013.6649094

Philipp Schönle, Felix Schulthess, S. Fateh, Roger Ulrich, Fiona Huang, T. Burger, Qiuting Huang

{"title":"一种可直流连接的多通道生物医学数据采集专用集成电路","authors":"Philipp Schönle, Felix Schulthess, S. Fateh, Roger Ulrich, Fiona Huang, T. Burger, Qiuting Huang","doi":"10.1109/ESSCIRC.2013.6649094","DOIUrl":null,"url":null,"abstract":"This paper presents an 8-channel biomedical data acquisition ASIC achieving 108dB of dynamic range (DR). Each channel includes a 13bit DAC to compensate differential input offset of up to ±300mV, preventing saturation of the high-gain instrumentation amplifier. Chopper stabilization and DAC-noise low-pass filtering lead to an input-referred noise of 0.8μVRMS. Data processing algorithms, implemented on an FPGA, are employed to remove artefacts due to sudden DAC-switching and to cancel 50/60Hz mains interference including its harmonics. The chip is fabricated in 130nm CMOS, occupying an active area of 2.2mm2 and consuming 15mW from 1.2V and 3.3V supplies.","PeriodicalId":183620,"journal":{"name":"2013 Proceedings of the ESSCIRC (ESSCIRC)","volume":"215 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-10-31","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"30","resultStr":"{\"title\":\"A DC-connectable multi-channel biomedical data acquisition ASIC with mains frequency cancellation\",\"authors\":\"Philipp Schönle, Felix Schulthess, S. Fateh, Roger Ulrich, Fiona Huang, T. Burger, Qiuting Huang\",\"doi\":\"10.1109/ESSCIRC.2013.6649094\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents an 8-channel biomedical data acquisition ASIC achieving 108dB of dynamic range (DR). Each channel includes a 13bit DAC to compensate differential input offset of up to ±300mV, preventing saturation of the high-gain instrumentation amplifier. Chopper stabilization and DAC-noise low-pass filtering lead to an input-referred noise of 0.8μVRMS. Data processing algorithms, implemented on an FPGA, are employed to remove artefacts due to sudden DAC-switching and to cancel 50/60Hz mains interference including its harmonics. The chip is fabricated in 130nm CMOS, occupying an active area of 2.2mm2 and consuming 15mW from 1.2V and 3.3V supplies.\",\"PeriodicalId\":183620,\"journal\":{\"name\":\"2013 Proceedings of the ESSCIRC (ESSCIRC)\",\"volume\":\"215 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-10-31\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"30\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 Proceedings of the ESSCIRC (ESSCIRC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ESSCIRC.2013.6649094\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 Proceedings of the ESSCIRC (ESSCIRC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESSCIRC.2013.6649094","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 30

摘要

介绍了一种实现108dB动态范围(DR)的8通道生物医学数据采集专用集成电路。每个通道包括一个13位DAC，用于补偿高达±300mV的差分输入偏置，防止高增益仪表放大器饱和。斩波稳定和dac噪声低通滤波导致输入参考噪声为0.8μVRMS。在FPGA上实现的数据处理算法用于去除由于突然的dac开关引起的伪影，并消除50/60Hz市电干扰，包括其谐波。该芯片采用130nm CMOS制造，占据2.2mm2的有源面积，从1.2V和3.3V电源消耗15mW。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A DC-connectable multi-channel biomedical data acquisition ASIC with mains frequency cancellation

This paper presents an 8-channel biomedical data acquisition ASIC achieving 108dB of dynamic range (DR). Each channel includes a 13bit DAC to compensate differential input offset of up to ±300mV, preventing saturation of the high-gain instrumentation amplifier. Chopper stabilization and DAC-noise low-pass filtering lead to an input-referred noise of 0.8μVRMS. Data processing algorithms, implemented on an FPGA, are employed to remove artefacts due to sudden DAC-switching and to cancel 50/60Hz mains interference including its harmonics. The chip is fabricated in 130nm CMOS, occupying an active area of 2.2mm2 and consuming 15mW from 1.2V and 3.3V supplies.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2013 Proceedings of the ESSCIRC (ESSCIRC)

自引率

0.00%

发文量