异构计算系统平台,用于高性能模式识别应用

M. Mirzaei, V. Voisin, A. Annovi, G. Baulieu, M. Beretta, G. Calderini, S. Citraro, F. Crescioli, G. Galbit, V. Liberali, S. Shojaii, A. Stabile, W. Tromeur, S. Viret
{"title":"异构计算系统平台,用于高性能模式识别应用","authors":"M. Mirzaei, V. Voisin, A. Annovi, G. Baulieu, M. Beretta, G. Calderini, S. Citraro, F. Crescioli, G. Galbit, V. Liberali, S. Shojaii, A. Stabile, W. Tromeur, S. Viret","doi":"10.1109/MOCAST.2017.7937638","DOIUrl":null,"url":null,"abstract":"we present a system architecture made of a motherboard with a Xilinx Zynq System on Chip (SoC) and a mezzanine board equipped with an Associative Memory chip (AM). The proposed architecture is designed to serve as an accelerator of general purpose algorithms based on pipeline processing and pattern recognition. We present the open source software and firmware developed to fully exploit the available communication channels between the ARM CPU and the FPGA using Direct Memory Access (DMA) technique and the AM using Multi-Gigabit Transceivers (MGT). We report the measured performances and discuss potential applications and future developments. The proposed architecture is compact, portable and provide a large communication bandwidth between components.","PeriodicalId":202381,"journal":{"name":"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)","volume":"33 12 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2017-05-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Heterogeneous computing system platform for high-performance pattern recognition applications\",\"authors\":\"M. Mirzaei, V. Voisin, A. Annovi, G. Baulieu, M. Beretta, G. Calderini, S. Citraro, F. Crescioli, G. Galbit, V. Liberali, S. Shojaii, A. Stabile, W. Tromeur, S. Viret\",\"doi\":\"10.1109/MOCAST.2017.7937638\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"we present a system architecture made of a motherboard with a Xilinx Zynq System on Chip (SoC) and a mezzanine board equipped with an Associative Memory chip (AM). The proposed architecture is designed to serve as an accelerator of general purpose algorithms based on pipeline processing and pattern recognition. We present the open source software and firmware developed to fully exploit the available communication channels between the ARM CPU and the FPGA using Direct Memory Access (DMA) technique and the AM using Multi-Gigabit Transceivers (MGT). We report the measured performances and discuss potential applications and future developments. The proposed architecture is compact, portable and provide a large communication bandwidth between components.\",\"PeriodicalId\":202381,\"journal\":{\"name\":\"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)\",\"volume\":\"33 12 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2017-05-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MOCAST.2017.7937638\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MOCAST.2017.7937638","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

我们提出了一种系统架构,由带有Xilinx Zynq系统芯片(SoC)的主板和带有关联存储芯片(AM)的夹层板组成。该体系结构旨在作为基于流水线处理和模式识别的通用算法的加速器。我们提出了开源软件和固件,以充分利用ARM CPU和FPGA之间的可用通信通道,使用直接存储器访问(DMA)技术和AM使用多千兆收发器(MGT)。我们报告了测量的性能,并讨论了潜在的应用和未来的发展。所提出的体系结构紧凑,可移植,并提供组件之间的大通信带宽。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Heterogeneous computing system platform for high-performance pattern recognition applications
we present a system architecture made of a motherboard with a Xilinx Zynq System on Chip (SoC) and a mezzanine board equipped with an Associative Memory chip (AM). The proposed architecture is designed to serve as an accelerator of general purpose algorithms based on pipeline processing and pattern recognition. We present the open source software and firmware developed to fully exploit the available communication channels between the ARM CPU and the FPGA using Direct Memory Access (DMA) technique and the AM using Multi-Gigabit Transceivers (MGT). We report the measured performances and discuss potential applications and future developments. The proposed architecture is compact, portable and provide a large communication bandwidth between components.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信