R. Elbaz, L. Torres, G. Sassatelli, P. Guillemin, M. Bardouillet
{"title":"PE-ICE:并行加密和完整性检查引擎","authors":"R. Elbaz, L. Torres, G. Sassatelli, P. Guillemin, M. Bardouillet","doi":"10.1109/DDECS.2006.1649595","DOIUrl":null,"url":null,"abstract":"This paper describes a novel engine, called PE-ICE (parallelized encryption and integrity checking engine), enabling to guarantee the confidentiality and the integrity of data exchanged between a SoC (system on chip) and its external memory by adding the integrity checking capability to a block encryption algorithm","PeriodicalId":158707,"journal":{"name":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","volume":"39 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-04-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"9","resultStr":"{\"title\":\"PE-ICE: Parallelized Encryption and Integrity Checking Engine\",\"authors\":\"R. Elbaz, L. Torres, G. Sassatelli, P. Guillemin, M. Bardouillet\",\"doi\":\"10.1109/DDECS.2006.1649595\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes a novel engine, called PE-ICE (parallelized encryption and integrity checking engine), enabling to guarantee the confidentiality and the integrity of data exchanged between a SoC (system on chip) and its external memory by adding the integrity checking capability to a block encryption algorithm\",\"PeriodicalId\":158707,\"journal\":{\"name\":\"2006 IEEE Design and Diagnostics of Electronic Circuits and systems\",\"volume\":\"39 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2006-04-18\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"9\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2006 IEEE Design and Diagnostics of Electronic Circuits and systems\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/DDECS.2006.1649595\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2006 IEEE Design and Diagnostics of Electronic Circuits and systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DDECS.2006.1649595","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 9
摘要
本文介绍了一种新的并行加密和完整性检查引擎PE-ICE (parallelized encryption and integrity checking engine),通过在块加密算法中增加完整性检查功能,保证了片上系统(system on chip, SoC)与其外部存储器之间交换数据的保密性和完整性
PE-ICE: Parallelized Encryption and Integrity Checking Engine
This paper describes a novel engine, called PE-ICE (parallelized encryption and integrity checking engine), enabling to guarantee the confidentiality and the integrity of data exchanged between a SoC (system on chip) and its external memory by adding the integrity checking capability to a block encryption algorithm