SNAP-1并行AI原型

[1991] Proceedings. The 18th Annual International Symposium on Computer Architecture Pub Date : 1991-04-01 DOI:10.1145/115952.115954

R. Demara, D. Moldovan

{"title":"SNAP-1并行AI原型","authors":"R. Demara, D. Moldovan","doi":"10.1145/115952.115954","DOIUrl":null,"url":null,"abstract":"The Semantic Network Array Processor (SNAP) is a parallel architecture for Artificial Intelligence (AI) applications. We haue implemented a first-generation hardware/soflware prototype called SNAP-1 using Digital Signal Processor chips and ouerlapping groups of multiport memories. The design features 32 processing clusters with four to five functionally dedicated Digital Signal Processors in each cluster. Processors within clusters share a marker-processing memo y while communication between clusters is implemented by a buffered messagepassing scheme.","PeriodicalId":187095,"journal":{"name":"[1991] Proceedings. The 18th Annual International Symposium on Computer Architecture","volume":"249 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1991-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"34","resultStr":"{\"title\":\"The SNAP-1 parallel AI prototype\",\"authors\":\"R. Demara, D. Moldovan\",\"doi\":\"10.1145/115952.115954\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The Semantic Network Array Processor (SNAP) is a parallel architecture for Artificial Intelligence (AI) applications. We haue implemented a first-generation hardware/soflware prototype called SNAP-1 using Digital Signal Processor chips and ouerlapping groups of multiport memories. The design features 32 processing clusters with four to five functionally dedicated Digital Signal Processors in each cluster. Processors within clusters share a marker-processing memo y while communication between clusters is implemented by a buffered messagepassing scheme.\",\"PeriodicalId\":187095,\"journal\":{\"name\":\"[1991] Proceedings. The 18th Annual International Symposium on Computer Architecture\",\"volume\":\"249 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1991-04-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"34\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"[1991] Proceedings. The 18th Annual International Symposium on Computer Architecture\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1145/115952.115954\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"[1991] Proceedings. The 18th Annual International Symposium on Computer Architecture","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1145/115952.115954","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 34

摘要

语义网络阵列处理器(SNAP)是一种面向人工智能(AI)应用的并行架构。我们已经实现了第一代硬件/软件原型，称为SNAP-1，使用数字信号处理器芯片和重叠的多端口存储器组。该设计具有32个处理集群，每个集群中有4到5个功能专用的数字信号处理器。集群内的处理器共享标记处理备忘录，而集群之间的通信由缓冲的消息传递方案实现。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

The SNAP-1 parallel AI prototype

The Semantic Network Array Processor (SNAP) is a parallel architecture for Artificial Intelligence (AI) applications. We haue implemented a first-generation hardware/soflware prototype called SNAP-1 using Digital Signal Processor chips and ouerlapping groups of multiport memories. The design features 32 processing clusters with four to five functionally dedicated Digital Signal Processors in each cluster. Processors within clusters share a marker-processing memo y while communication between clusters is implemented by a buffered messagepassing scheme.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

[1991] Proceedings. The 18th Annual International Symposium on Computer Architecture

自引率

0.00%

发文量