采用CMOS技术的2 ghz射频前端收发器芯片组，适用于pc和IMT-2000应用

2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280) Pub Date : 2002-06-02 DOI:10.1109/MWSYM.2002.1011547

Yong-Sik Youn, Nam-Soo Kim, Jae-Hong Chang, Young-Jae Lee, Hyun-Kyu Yu

{"title":"采用CMOS技术的2 ghz射频前端收发器芯片组，适用于pc和IMT-2000应用","authors":"Yong-Sik Youn, Nam-Soo Kim, Jae-Hong Chang, Young-Jae Lee, Hyun-Kyu Yu","doi":"10.1109/MWSYM.2002.1011547","DOIUrl":null,"url":null,"abstract":"This paper describes RF front-end transceiver chipset for the dual-mode operation of PCS and IMT-2000. The transceiver chipset has been implemented in a 0.25 /spl mu/m single-poly five-metal CMOS technology. The receiver IC consists of a LNA and a down-mixer, and the transmitter IC integrates an up-mixer. Measurements show that the transceiver chipset covers the wide RF range from 1.8 GHz for PCS to 2.1 GHz for IMT-2000. The LNA has 2.5/spl sim/2.8 dB NF, 13/spl sim/12 dB gain and 6/spl sim/4 dBm IIP3. The down mixer has 15.5/spl sim/16.0 dB DSB NF, 15/spl sim/13 dB power conversion gain and 2/spl sim/0 dBm IIP3. The up mixer has 0/spl sim/-2 dB power conversion gain and 6/spl sim/3 dBm OIP3. With a single 3.0 V power supply, the LNA, down-mixer, and up-mixer consume 5 mA, 30 mA, and 25 mA, respectively.","PeriodicalId":299621,"journal":{"name":"2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-06-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"A 2-GHz RF front-end transceiver chipset in CMOS technology for PCS and IMT-2000 applications\",\"authors\":\"Yong-Sik Youn, Nam-Soo Kim, Jae-Hong Chang, Young-Jae Lee, Hyun-Kyu Yu\",\"doi\":\"10.1109/MWSYM.2002.1011547\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper describes RF front-end transceiver chipset for the dual-mode operation of PCS and IMT-2000. The transceiver chipset has been implemented in a 0.25 /spl mu/m single-poly five-metal CMOS technology. The receiver IC consists of a LNA and a down-mixer, and the transmitter IC integrates an up-mixer. Measurements show that the transceiver chipset covers the wide RF range from 1.8 GHz for PCS to 2.1 GHz for IMT-2000. The LNA has 2.5/spl sim/2.8 dB NF, 13/spl sim/12 dB gain and 6/spl sim/4 dBm IIP3. The down mixer has 15.5/spl sim/16.0 dB DSB NF, 15/spl sim/13 dB power conversion gain and 2/spl sim/0 dBm IIP3. The up mixer has 0/spl sim/-2 dB power conversion gain and 6/spl sim/3 dBm OIP3. With a single 3.0 V power supply, the LNA, down-mixer, and up-mixer consume 5 mA, 30 mA, and 25 mA, respectively.\",\"PeriodicalId\":299621,\"journal\":{\"name\":\"2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-06-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/MWSYM.2002.1011547\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/MWSYM.2002.1011547","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 3

摘要

本文介绍了用于pc机和IMT-2000双模工作的射频前端收发芯片。收发器芯片组采用0.25 /spl mu/m单聚五金属CMOS技术实现。接收IC由一个LNA和一个下混频器组成，发送IC集成了一个上混频器。测量表明，收发器芯片组涵盖了从1.8 GHz的pc到2.1 GHz的IMT-2000的广泛射频范围。LNA具有2.5/spl sim/2.8 dB NF, 13/spl sim/12 dB增益和6/spl sim/4 dBm IIP3。下混频器具有15.5/spl sim/16.0 dB DSB NF, 15/spl sim/13 dB功率转换增益和2/spl sim/0 dBm IIP3。上混频器具有0/spl sim/-2 dB功率转换增益和6/spl sim/3 dBm OIP3。使用单个3.0 V电源时，LNA、下混频器和上混频器的功耗分别为5 mA、30 mA和25 mA。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 2-GHz RF front-end transceiver chipset in CMOS technology for PCS and IMT-2000 applications

This paper describes RF front-end transceiver chipset for the dual-mode operation of PCS and IMT-2000. The transceiver chipset has been implemented in a 0.25 /spl mu/m single-poly five-metal CMOS technology. The receiver IC consists of a LNA and a down-mixer, and the transmitter IC integrates an up-mixer. Measurements show that the transceiver chipset covers the wide RF range from 1.8 GHz for PCS to 2.1 GHz for IMT-2000. The LNA has 2.5/spl sim/2.8 dB NF, 13/spl sim/12 dB gain and 6/spl sim/4 dBm IIP3. The down mixer has 15.5/spl sim/16.0 dB DSB NF, 15/spl sim/13 dB power conversion gain and 2/spl sim/0 dBm IIP3. The up mixer has 0/spl sim/-2 dB power conversion gain and 6/spl sim/3 dBm OIP3. With a single 3.0 V power supply, the LNA, down-mixer, and up-mixer consume 5 mA, 30 mA, and 25 mA, respectively.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2002 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium. Digest of Papers (Cat. No.02CH37280)

自引率

0.00%

发文量