{"title":"PLFP256是流水线式傅立叶处理器","authors":"P. Coulomb, F. Pogodalla","doi":"10.1109/EDTC.1994.326870","DOIUrl":null,"url":null,"abstract":"This paper presents a fast Fourier transform ASIC designed to be used on a DSP expansion board for a PC. From specification to test all steps in the ASIC design were made by 3rd year engineering school students. This project formed part of the practical work of the ASIC design courses in the ENSIMAG/ENSERG Architecture Department. The final chip implements the direct and reverse FFT algorithms, external buses arbitration, host interface, converters and memory management. Running at 25 MHz, this 30000 transistor ASIC can perform realtime signal processing on 44 kHz sample rate audio signals.<<ETX>>","PeriodicalId":244297,"journal":{"name":"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC","volume":"188 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-02-28","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"PLFP256 a pipelined Fourier processor\",\"authors\":\"P. Coulomb, F. Pogodalla\",\"doi\":\"10.1109/EDTC.1994.326870\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a fast Fourier transform ASIC designed to be used on a DSP expansion board for a PC. From specification to test all steps in the ASIC design were made by 3rd year engineering school students. This project formed part of the practical work of the ASIC design courses in the ENSIMAG/ENSERG Architecture Department. The final chip implements the direct and reverse FFT algorithms, external buses arbitration, host interface, converters and memory management. Running at 25 MHz, this 30000 transistor ASIC can perform realtime signal processing on 44 kHz sample rate audio signals.<<ETX>>\",\"PeriodicalId\":244297,\"journal\":{\"name\":\"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC\",\"volume\":\"188 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1994-02-28\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EDTC.1994.326870\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of European Design and Test Conference EDAC-ETC-EUROASIC","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EDTC.1994.326870","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
This paper presents a fast Fourier transform ASIC designed to be used on a DSP expansion board for a PC. From specification to test all steps in the ASIC design were made by 3rd year engineering school students. This project formed part of the practical work of the ASIC design courses in the ENSIMAG/ENSERG Architecture Department. The final chip implements the direct and reverse FFT algorithms, external buses arbitration, host interface, converters and memory management. Running at 25 MHz, this 30000 transistor ASIC can perform realtime signal processing on 44 kHz sample rate audio signals.<>
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
