FDCT算法的组合结构

2012 Third International Conference on Computer and Communication Technology Pub Date : 2012-11-23 DOI:10.1109/ICCCT.2012.16

A. Sanyal, S. Samaddar

{"title":"FDCT算法的组合结构","authors":"A. Sanyal, S. Samaddar","doi":"10.1109/ICCCT.2012.16","DOIUrl":null,"url":null,"abstract":"A single generalized architecture has been deviced which can perform 4 FDCT algorithms namely, Arai's, Chen's, Loeffler's and Vetterli's by varying the control signals. Simulink files containing block design files of 4 FDCT algorithms are included. From the Simulink file appropriate language (VHDL) for the target board (FPGA) can be generated. The VHDL code is run in MODELSIM XE III/Starter 6.1e-custom Xilinx Version. Here the target board is XILINX VIRTEX-IV PRO. The obtained results are compared and concluded.","PeriodicalId":235770,"journal":{"name":"2012 Third International Conference on Computer and Communication Technology","volume":"2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2012-11-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A Combined Architecture for FDCT Algorithm\",\"authors\":\"A. Sanyal, S. Samaddar\",\"doi\":\"10.1109/ICCCT.2012.16\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A single generalized architecture has been deviced which can perform 4 FDCT algorithms namely, Arai's, Chen's, Loeffler's and Vetterli's by varying the control signals. Simulink files containing block design files of 4 FDCT algorithms are included. From the Simulink file appropriate language (VHDL) for the target board (FPGA) can be generated. The VHDL code is run in MODELSIM XE III/Starter 6.1e-custom Xilinx Version. Here the target board is XILINX VIRTEX-IV PRO. The obtained results are compared and concluded.\",\"PeriodicalId\":235770,\"journal\":{\"name\":\"2012 Third International Conference on Computer and Communication Technology\",\"volume\":\"2 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-11-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 Third International Conference on Computer and Communication Technology\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICCCT.2012.16\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 Third International Conference on Computer and Communication Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICCCT.2012.16","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 2

摘要

设计了一个单一的通用架构，可以通过改变控制信号来执行4种FDCT算法，即Arai算法、Chen算法、Loeffler算法和Vetterli算法。包含4种FDCT算法的块设计文件的Simulink文件。从Simulink文件中可以为目标板(FPGA)生成相应的语言(VHDL)。VHDL代码在MODELSIM XE III/Starter 6.1e-custom Xilinx Version中运行。这里的目标板是XILINX VIRTEX-IV PRO。对所得结果进行了比较和总结。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A Combined Architecture for FDCT Algorithm

A single generalized architecture has been deviced which can perform 4 FDCT algorithms namely, Arai's, Chen's, Loeffler's and Vetterli's by varying the control signals. Simulink files containing block design files of 4 FDCT algorithms are included. From the Simulink file appropriate language (VHDL) for the target board (FPGA) can be generated. The VHDL code is run in MODELSIM XE III/Starter 6.1e-custom Xilinx Version. Here the target board is XILINX VIRTEX-IV PRO. The obtained results are compared and concluded.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2012 Third International Conference on Computer and Communication Technology

自引率

0.00%

发文量