基于verilog系统的数字集成电路设计的开发环境

L. Kohútka, V. Stopjaková
{"title":"基于verilog系统的数字集成电路设计的开发环境","authors":"L. Kohútka, V. Stopjaková","doi":"10.1109/ICETA.2018.8572078","DOIUrl":null,"url":null,"abstract":"A new software tool - ChipDE, which represents an efficient development environment for description of digital integrated circuits (IC) based on SystemVerilog language is presented. The proposed ChipDE tool provides various features, such as text editing, file/project browser, syntax-highlighting, code auto-completion, go to definition, block diagram drawing, generation of SystemVerilog code from block diagrams and generation of block diagrams from SystemVerilog code. The proposed ChipDE tool can significantly reduce the digital IC development time, enrich the documentation using the block diagrams and improve the overall readability and maintainability of designed digital integrated circuits and systems. Moreover, the proposed software solution can be used for didactic purposes, since the tool reduces the difficulty and time needed to learn SystemVerilog language, and helps to learn the basic design concepts and practical examples of digital IC designs.","PeriodicalId":304523,"journal":{"name":"2018 16th International Conference on Emerging eLearning Technologies and Applications (ICETA)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-11-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"ChipDE - A Development Environment for System Verilog-Based Digital IC Design\",\"authors\":\"L. Kohútka, V. Stopjaková\",\"doi\":\"10.1109/ICETA.2018.8572078\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A new software tool - ChipDE, which represents an efficient development environment for description of digital integrated circuits (IC) based on SystemVerilog language is presented. The proposed ChipDE tool provides various features, such as text editing, file/project browser, syntax-highlighting, code auto-completion, go to definition, block diagram drawing, generation of SystemVerilog code from block diagrams and generation of block diagrams from SystemVerilog code. The proposed ChipDE tool can significantly reduce the digital IC development time, enrich the documentation using the block diagrams and improve the overall readability and maintainability of designed digital integrated circuits and systems. Moreover, the proposed software solution can be used for didactic purposes, since the tool reduces the difficulty and time needed to learn SystemVerilog language, and helps to learn the basic design concepts and practical examples of digital IC designs.\",\"PeriodicalId\":304523,\"journal\":{\"name\":\"2018 16th International Conference on Emerging eLearning Technologies and Applications (ICETA)\",\"volume\":\"1 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-11-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 16th International Conference on Emerging eLearning Technologies and Applications (ICETA)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICETA.2018.8572078\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 16th International Conference on Emerging eLearning Technologies and Applications (ICETA)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICETA.2018.8572078","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

提出了一种新的软件工具ChipDE,它代表了一种基于SystemVerilog语言的数字集成电路(IC)描述的高效开发环境。提出的ChipDE工具提供了各种功能,如文本编辑、文件/项目浏览器、语法高亮、代码自动完成、转到定义、框图绘制、从框图生成SystemVerilog代码和从SystemVerilog代码生成框图。所提出的ChipDE工具可以显著缩短数字集成电路的开发时间,利用方框图丰富文档,提高设计的数字集成电路和系统的整体可读性和可维护性。此外,所提出的软件解决方案可用于教学目的,因为该工具降低了学习SystemVerilog语言的难度和时间,并有助于学习数字IC设计的基本设计概念和实际示例。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
ChipDE - A Development Environment for System Verilog-Based Digital IC Design
A new software tool - ChipDE, which represents an efficient development environment for description of digital integrated circuits (IC) based on SystemVerilog language is presented. The proposed ChipDE tool provides various features, such as text editing, file/project browser, syntax-highlighting, code auto-completion, go to definition, block diagram drawing, generation of SystemVerilog code from block diagrams and generation of block diagrams from SystemVerilog code. The proposed ChipDE tool can significantly reduce the digital IC development time, enrich the documentation using the block diagrams and improve the overall readability and maintainability of designed digital integrated circuits and systems. Moreover, the proposed software solution can be used for didactic purposes, since the tool reduces the difficulty and time needed to learn SystemVerilog language, and helps to learn the basic design concepts and practical examples of digital IC designs.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信