用于减少关键路径延迟的基于sat的资源绑定

Kenshu Seto, Yuta Nonaka, T. Maruizumi, Y. Shiraki
{"title":"用于减少关键路径延迟的基于sat的资源绑定","authors":"Kenshu Seto, Yuta Nonaka, T. Maruizumi, Y. Shiraki","doi":"10.1109/FPL.2008.4629995","DOIUrl":null,"url":null,"abstract":"In this paper, a new function unit binding approach based on SAT is proposed. Differently from previous approaches, which heuristically minimize the total numbers of inputs of multiplexers, the proposed approach generates SAT formulas that constrain the numbers of inputs of specific multiplexers to certain numbers and produces a solution that satisfies the constraints with a SAT solver. The proposed approach is applied to constrain the numbers of inputs of the multiplexers that lie between the input and output registers of multipliers, since these multiplexers are likely to be on critical paths. Experimental comparisons with a traditional approach show that the proposed approach is promising for reducing critical path delays.","PeriodicalId":137963,"journal":{"name":"2008 International Conference on Field Programmable Logic and Applications","volume":"34 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-09-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"SAT-based resource binding for reducing critical path delays\",\"authors\":\"Kenshu Seto, Yuta Nonaka, T. Maruizumi, Y. Shiraki\",\"doi\":\"10.1109/FPL.2008.4629995\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, a new function unit binding approach based on SAT is proposed. Differently from previous approaches, which heuristically minimize the total numbers of inputs of multiplexers, the proposed approach generates SAT formulas that constrain the numbers of inputs of specific multiplexers to certain numbers and produces a solution that satisfies the constraints with a SAT solver. The proposed approach is applied to constrain the numbers of inputs of the multiplexers that lie between the input and output registers of multipliers, since these multiplexers are likely to be on critical paths. Experimental comparisons with a traditional approach show that the proposed approach is promising for reducing critical path delays.\",\"PeriodicalId\":137963,\"journal\":{\"name\":\"2008 International Conference on Field Programmable Logic and Applications\",\"volume\":\"34 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2008-09-23\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2008 International Conference on Field Programmable Logic and Applications\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/FPL.2008.4629995\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 International Conference on Field Programmable Logic and Applications","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/FPL.2008.4629995","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

摘要

本文提出了一种新的基于SAT的功能单元绑定方法。与以往启发式地最小化多路复用器输入总数的方法不同,该方法生成的SAT公式将特定多路复用器的输入数量限制在一定数量,并通过SAT求解器生成满足约束的解。所提出的方法用于约束位于乘法器的输入和输出寄存器之间的多路复用器的输入数量,因为这些多路复用器可能位于关键路径上。与传统方法的实验比较表明,该方法具有降低关键路径延迟的潜力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
SAT-based resource binding for reducing critical path delays
In this paper, a new function unit binding approach based on SAT is proposed. Differently from previous approaches, which heuristically minimize the total numbers of inputs of multiplexers, the proposed approach generates SAT formulas that constrain the numbers of inputs of specific multiplexers to certain numbers and produces a solution that satisfies the constraints with a SAT solver. The proposed approach is applied to constrain the numbers of inputs of the multiplexers that lie between the input and output registers of multipliers, since these multiplexers are likely to be on critical paths. Experimental comparisons with a traditional approach show that the proposed approach is promising for reducing critical path delays.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信