用于低成本平交adc的低传播延迟色散比较器

K. Khalil, M. Abbas, M. Abdelgawad
{"title":"用于低成本平交adc的低传播延迟色散比较器","authors":"K. Khalil, M. Abbas, M. Abdelgawad","doi":"10.1109/IDT.2013.6727110","DOIUrl":null,"url":null,"abstract":"This paper presents a low delay dispersion comparator for low cost level-crossing Analog-to-Digital converters. The conventional comparator circuit is modified by adding a variable driving-current block (VDCB) which is used such that it supplies the output node of the differential amplifier with a current that is inversely proportional with the level of input signal. The modification incurs small area overhead (only three transistors) compared with the previous works. The proposed comparator is designed in order to reduce the propagation delay dispersion caused by variable input overdrive and the common mode level. The proposed circuit is implemented in 130nm technology. The simulation results show that the overdrive-related propagation delay dispersion of the proposed technique is 27% of its counterpart in the conventional comparator for an input frequency up to 600MHz. The active area of the technique140.2 μm2 and the power consumption is 250 μW at 200MHz.","PeriodicalId":446826,"journal":{"name":"2013 8th IEEE Design and Test Symposium","volume":"10 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A low propagation delay dispersion comparator for low cost level-crossing ADCs\",\"authors\":\"K. Khalil, M. Abbas, M. Abdelgawad\",\"doi\":\"10.1109/IDT.2013.6727110\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a low delay dispersion comparator for low cost level-crossing Analog-to-Digital converters. The conventional comparator circuit is modified by adding a variable driving-current block (VDCB) which is used such that it supplies the output node of the differential amplifier with a current that is inversely proportional with the level of input signal. The modification incurs small area overhead (only three transistors) compared with the previous works. The proposed comparator is designed in order to reduce the propagation delay dispersion caused by variable input overdrive and the common mode level. The proposed circuit is implemented in 130nm technology. The simulation results show that the overdrive-related propagation delay dispersion of the proposed technique is 27% of its counterpart in the conventional comparator for an input frequency up to 600MHz. The active area of the technique140.2 μm2 and the power consumption is 250 μW at 200MHz.\",\"PeriodicalId\":446826,\"journal\":{\"name\":\"2013 8th IEEE Design and Test Symposium\",\"volume\":\"10 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2013-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2013 8th IEEE Design and Test Symposium\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IDT.2013.6727110\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 8th IEEE Design and Test Symposium","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IDT.2013.6727110","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

摘要

本文提出了一种用于低成本平交模数转换器的低延迟色散比较器。通过增加可变驱动电流块(VDCB)对传统的比较器电路进行修改,使其为差分放大器的输出节点提供与输入信号电平成反比的电流。与以前的工作相比,这种改进产生的面积开销很小(只有三个晶体管)。该比较器的设计是为了减小由可变输入过载和共模电平引起的传输延迟色散。该电路采用130nm工艺实现。仿真结果表明,在输入频率高达600MHz的情况下,该方法的传输延迟色散比传统比较器的传输延迟色散低27%。该技术在200MHz时的有效面积为140.2 μm2,功耗为250 μW。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A low propagation delay dispersion comparator for low cost level-crossing ADCs
This paper presents a low delay dispersion comparator for low cost level-crossing Analog-to-Digital converters. The conventional comparator circuit is modified by adding a variable driving-current block (VDCB) which is used such that it supplies the output node of the differential amplifier with a current that is inversely proportional with the level of input signal. The modification incurs small area overhead (only three transistors) compared with the previous works. The proposed comparator is designed in order to reduce the propagation delay dispersion caused by variable input overdrive and the common mode level. The proposed circuit is implemented in 130nm technology. The simulation results show that the overdrive-related propagation delay dispersion of the proposed technique is 27% of its counterpart in the conventional comparator for an input frequency up to 600MHz. The active area of the technique140.2 μm2 and the power consumption is 250 μW at 200MHz.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信