B. Ahuja, E. Hoffman, R. L. Gower, C. Rogers, J. Salcedo
{"title":"用于数码相机的30msample /s 12b110mw视频模拟前端","authors":"B. Ahuja, E. Hoffman, R. L. Gower, C. Rogers, J. Salcedo","doi":"10.1109/ISSCC.2002.993120","DOIUrl":null,"url":null,"abstract":"A highly integrated 30 MSample/s video analog front end for >2M pixels camera with 36 dB of programmable pixel-by-pixel gain achieves 73 dB SNR. Dynamic bias in a 12b pipeline ADC results in 48 mW power with 0.4 LSB DNL. The die is 7.6 mm/sup 2/ in 0.35 /spl mu/m CMOS with 110 mW power at 2.7 V.","PeriodicalId":423674,"journal":{"name":"2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)","volume":"63 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2002-08-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":"{\"title\":\"A 30 Msample/s 12b 110 mW video analog front end for digital camera\",\"authors\":\"B. Ahuja, E. Hoffman, R. L. Gower, C. Rogers, J. Salcedo\",\"doi\":\"10.1109/ISSCC.2002.993120\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A highly integrated 30 MSample/s video analog front end for >2M pixels camera with 36 dB of programmable pixel-by-pixel gain achieves 73 dB SNR. Dynamic bias in a 12b pipeline ADC results in 48 mW power with 0.4 LSB DNL. The die is 7.6 mm/sup 2/ in 0.35 /spl mu/m CMOS with 110 mW power at 2.7 V.\",\"PeriodicalId\":423674,\"journal\":{\"name\":\"2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)\",\"volume\":\"63 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2002-08-07\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"8\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISSCC.2002.993120\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISSCC.2002.993120","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
A 30 Msample/s 12b 110 mW video analog front end for digital camera
A highly integrated 30 MSample/s video analog front end for >2M pixels camera with 36 dB of programmable pixel-by-pixel gain achieves 73 dB SNR. Dynamic bias in a 12b pipeline ADC results in 48 mW power with 0.4 LSB DNL. The die is 7.6 mm/sup 2/ in 0.35 /spl mu/m CMOS with 110 mW power at 2.7 V.