B. Szelag, K. Hassan, L. Adelmini, K. Ribaud, M. Roure, L. Sanchez, A. Schembri, C. Jany
{"title":"基于硅光子平台的CMOS兼容III-V/硅激光器集成","authors":"B. Szelag, K. Hassan, L. Adelmini, K. Ribaud, M. Roure, L. Sanchez, A. Schembri, C. Jany","doi":"10.1109/IPCon.2019.8908325","DOIUrl":null,"url":null,"abstract":"In this paper we present the hybrid III-V/Si photonic platform developed in CEA-LETI. The overall integration is done in a fully CMOS compatible 200mm technology, scalable to 300 mm wafers, leveraging the large scale integration capabilities of silicon photonics. III-V material is integrated on top of a mature silicon photonic front-end wafer through direct molecular bonding enabling the monolithic integration of light sources. Fabry-Perot laser reference design is used as test vehicles for the process validation. Finally, thermal simulations have been done to evaluate device optimization to improve its thermal behavior.","PeriodicalId":314151,"journal":{"name":"2019 IEEE Photonics Conference (IPC)","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-09-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"CMOS Compatible III-V/Silicon Laser Integration on Silicon Photonics Platform\",\"authors\":\"B. Szelag, K. Hassan, L. Adelmini, K. Ribaud, M. Roure, L. Sanchez, A. Schembri, C. Jany\",\"doi\":\"10.1109/IPCon.2019.8908325\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper we present the hybrid III-V/Si photonic platform developed in CEA-LETI. The overall integration is done in a fully CMOS compatible 200mm technology, scalable to 300 mm wafers, leveraging the large scale integration capabilities of silicon photonics. III-V material is integrated on top of a mature silicon photonic front-end wafer through direct molecular bonding enabling the monolithic integration of light sources. Fabry-Perot laser reference design is used as test vehicles for the process validation. Finally, thermal simulations have been done to evaluate device optimization to improve its thermal behavior.\",\"PeriodicalId\":314151,\"journal\":{\"name\":\"2019 IEEE Photonics Conference (IPC)\",\"volume\":\"27 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2019-09-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2019 IEEE Photonics Conference (IPC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IPCon.2019.8908325\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE Photonics Conference (IPC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IPCon.2019.8908325","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
CMOS Compatible III-V/Silicon Laser Integration on Silicon Photonics Platform
In this paper we present the hybrid III-V/Si photonic platform developed in CEA-LETI. The overall integration is done in a fully CMOS compatible 200mm technology, scalable to 300 mm wafers, leveraging the large scale integration capabilities of silicon photonics. III-V material is integrated on top of a mature silicon photonic front-end wafer through direct molecular bonding enabling the monolithic integration of light sources. Fabry-Perot laser reference design is used as test vehicles for the process validation. Finally, thermal simulations have been done to evaluate device optimization to improve its thermal behavior.