V. Vasiliev, F. Inochkin, S. Kruglov, I. Bronshtein
{"title":"基于小封装FPGA的微型摄像机实时图像处理","authors":"V. Vasiliev, F. Inochkin, S. Kruglov, I. Bronshtein","doi":"10.1109/ISCE.2018.8408916","DOIUrl":null,"url":null,"abstract":"We present raw image processing pipeline for miniature television camera. This pipeline includes image acquisition over serial interface, dark image subtraction with dynamic temperature variation compensation, image flat-fielding, automatic exposure and gain control. Also this includes a progressive-to-interlaced format conversion, specific to analog signal standards. All of these operations are performed inside small-package 4×4mm Lattice iCELP8K FPGA, placed inside miniature camera.","PeriodicalId":114660,"journal":{"name":"2018 International Symposium on Consumer Technologies (ISCT)","volume":"93 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-05-11","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":"{\"title\":\"Real-time image processing inside a miniature camera using small-package FPGA\",\"authors\":\"V. Vasiliev, F. Inochkin, S. Kruglov, I. Bronshtein\",\"doi\":\"10.1109/ISCE.2018.8408916\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"We present raw image processing pipeline for miniature television camera. This pipeline includes image acquisition over serial interface, dark image subtraction with dynamic temperature variation compensation, image flat-fielding, automatic exposure and gain control. Also this includes a progressive-to-interlaced format conversion, specific to analog signal standards. All of these operations are performed inside small-package 4×4mm Lattice iCELP8K FPGA, placed inside miniature camera.\",\"PeriodicalId\":114660,\"journal\":{\"name\":\"2018 International Symposium on Consumer Technologies (ISCT)\",\"volume\":\"93 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-05-11\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 International Symposium on Consumer Technologies (ISCT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCE.2018.8408916\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 International Symposium on Consumer Technologies (ISCT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISCE.2018.8408916","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Real-time image processing inside a miniature camera using small-package FPGA
We present raw image processing pipeline for miniature television camera. This pipeline includes image acquisition over serial interface, dark image subtraction with dynamic temperature variation compensation, image flat-fielding, automatic exposure and gain control. Also this includes a progressive-to-interlaced format conversion, specific to analog signal standards. All of these operations are performed inside small-package 4×4mm Lattice iCELP8K FPGA, placed inside miniature camera.