低功耗摆幅恢复电路降低了sram的阈值电压,提高了读写性能

Vinod Kumar, Ram Murti Rawat
{"title":"低功耗摆幅恢复电路降低了sram的阈值电压,提高了读写性能","authors":"Vinod Kumar, Ram Murti Rawat","doi":"10.1109/iSES52644.2021.00018","DOIUrl":null,"url":null,"abstract":"In this paper Swing restoring inverter (SRI), a fast speed and low power circuit technology for VLSI applications that is discussed. In this technology, high speed low power SRAMs circuit performance is achieved by using an SRI to execute threshold voltage reductions and a swing restoring circuit of the latch kind to drive dual node voltages. Cadence Virtuoso schematics tool was used to design an SRI-based SRAM circuit with 130 nm technology for very high speed, low-power VLSI applications. This Paper is organized as follows: - I. Introduction II. Related work III. The proposed work IV. Results and discussion and V. Conclusion.","PeriodicalId":293167,"journal":{"name":"2021 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2021-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Low Power Swing Restoration Circuit Reduce Threshold Voltages of SRAMs Improve Read and Write Operations\",\"authors\":\"Vinod Kumar, Ram Murti Rawat\",\"doi\":\"10.1109/iSES52644.2021.00018\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper Swing restoring inverter (SRI), a fast speed and low power circuit technology for VLSI applications that is discussed. In this technology, high speed low power SRAMs circuit performance is achieved by using an SRI to execute threshold voltage reductions and a swing restoring circuit of the latch kind to drive dual node voltages. Cadence Virtuoso schematics tool was used to design an SRI-based SRAM circuit with 130 nm technology for very high speed, low-power VLSI applications. This Paper is organized as follows: - I. Introduction II. Related work III. The proposed work IV. Results and discussion and V. Conclusion.\",\"PeriodicalId\":293167,\"journal\":{\"name\":\"2021 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2021-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2021 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/iSES52644.2021.00018\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2021 IEEE International Symposium on Smart Electronic Systems (iSES) (Formerly iNiS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/iSES52644.2021.00018","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

摘要

本文讨论了一种适用于VLSI的快速、低功耗的摆幅恢复逆变器(SRI)电路技术。在该技术中,高速低功耗sram电路性能通过使用SRI来执行阈值电压降低和锁存器类型的摆幅恢复电路来驱动双节点电压来实现。使用Cadence Virtuoso原理图工具设计了一个基于sri的SRAM电路,采用130纳米技术,用于非常高速,低功耗的VLSI应用。本文主要由以下几个部分组成:一、导论。相关工作四、结果与讨论。五、结论。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Low Power Swing Restoration Circuit Reduce Threshold Voltages of SRAMs Improve Read and Write Operations
In this paper Swing restoring inverter (SRI), a fast speed and low power circuit technology for VLSI applications that is discussed. In this technology, high speed low power SRAMs circuit performance is achieved by using an SRI to execute threshold voltage reductions and a swing restoring circuit of the latch kind to drive dual node voltages. Cadence Virtuoso schematics tool was used to design an SRI-based SRAM circuit with 130 nm technology for very high speed, low-power VLSI applications. This Paper is organized as follows: - I. Introduction II. Related work III. The proposed work IV. Results and discussion and V. Conclusion.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信