HEVC解码器在Zynq SoC平台上的高效实现

L. Ayadi, H. Loukil, M. A. B. Ayed, N. Masmoudi
{"title":"HEVC解码器在Zynq SoC平台上的高效实现","authors":"L. Ayadi, H. Loukil, M. A. B. Ayed, N. Masmoudi","doi":"10.1109/ATSIP.2018.8364342","DOIUrl":null,"url":null,"abstract":"In this paper, we present an efficient implementation of High Efficiency Video Coding (HEVC) decoder on Zynq SoC Platform under embedded Linux operating system. HM10.0 reference software decoder has been implemented using HW/SW co-design approach to speed it up in order to reach real-time performance. In fact, hardware acceleration of the interpolation filters, which are the most computationally intensive parts of HEVC decoder, has been achieved. The functionality of the proposed hardware architecture was validated, profiled then analyzed in terms of resource utilization, execution time, and energy consumption.","PeriodicalId":332253,"journal":{"name":"2018 4th International Conference on Advanced Technologies for Signal and Image Processing (ATSIP)","volume":"360 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2018-03-21","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":"{\"title\":\"Efficient implementation of HEVC decoder on Zynq SoC platform\",\"authors\":\"L. Ayadi, H. Loukil, M. A. B. Ayed, N. Masmoudi\",\"doi\":\"10.1109/ATSIP.2018.8364342\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"In this paper, we present an efficient implementation of High Efficiency Video Coding (HEVC) decoder on Zynq SoC Platform under embedded Linux operating system. HM10.0 reference software decoder has been implemented using HW/SW co-design approach to speed it up in order to reach real-time performance. In fact, hardware acceleration of the interpolation filters, which are the most computationally intensive parts of HEVC decoder, has been achieved. The functionality of the proposed hardware architecture was validated, profiled then analyzed in terms of resource utilization, execution time, and energy consumption.\",\"PeriodicalId\":332253,\"journal\":{\"name\":\"2018 4th International Conference on Advanced Technologies for Signal and Image Processing (ATSIP)\",\"volume\":\"360 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2018-03-21\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"3\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2018 4th International Conference on Advanced Technologies for Signal and Image Processing (ATSIP)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ATSIP.2018.8364342\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2018 4th International Conference on Advanced Technologies for Signal and Image Processing (ATSIP)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ATSIP.2018.8364342","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

摘要

本文提出了一种在嵌入式Linux操作系统下,在Zynq SoC平台上高效实现HEVC解码器的方法。采用硬件/软件协同设计的方法实现HM10.0参考软件解码器,以加快其速度,达到实时性能。实际上,作为HEVC解码器中计算量最大的部分,插值滤波器的硬件加速已经实现。对所提出的硬件架构的功能进行了验证、分析,然后根据资源利用率、执行时间和能耗进行了分析。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Efficient implementation of HEVC decoder on Zynq SoC platform
In this paper, we present an efficient implementation of High Efficiency Video Coding (HEVC) decoder on Zynq SoC Platform under embedded Linux operating system. HM10.0 reference software decoder has been implemented using HW/SW co-design approach to speed it up in order to reach real-time performance. In fact, hardware acceleration of the interpolation filters, which are the most computationally intensive parts of HEVC decoder, has been achieved. The functionality of the proposed hardware architecture was validated, profiled then analyzed in terms of resource utilization, execution time, and energy consumption.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信