R. Mathur, M. Kumar, V. Asthana, S. Aggarwal, S. Gupta, D. Wanjul, A. Baradia, S. Thota, P. Jain, B. Zheng, A. Cubeta, S. Thyagarajan, A. Chen, Y. Chong
{"title":"5nm CMOS中高性能计算平台的5GHz SRAM","authors":"R. Mathur, M. Kumar, V. Asthana, S. Aggarwal, S. Gupta, D. Wanjul, A. Baradia, S. Thota, P. Jain, B. Zheng, A. Cubeta, S. Thyagarajan, A. Chen, Y. Chong","doi":"10.1109/CICC53496.2022.9772840","DOIUrl":null,"url":null,"abstract":"Advances in 7nm and 5nm silicon process nodes push high-performance compute (HPC) to a new era of technological capabilities and unprecedented performance levels. This paper showcases the development of SRAM macros for a flagship HPC platform core targeted towards the infrastructure market (figure 1). A test vehicle in the 5nm FinFET process demonstrates L1 SRAM macro frequency of 5GHz with sub-120ps access times and a high bit density of L2 SRAM macro of 33.20 Mbit/mm2.","PeriodicalId":415990,"journal":{"name":"2022 IEEE Custom Integrated Circuits Conference (CICC)","volume":"58 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2022-04-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"5GHz SRAM for High-Performance Compute Platform in 5nm CMOS\",\"authors\":\"R. Mathur, M. Kumar, V. Asthana, S. Aggarwal, S. Gupta, D. Wanjul, A. Baradia, S. Thota, P. Jain, B. Zheng, A. Cubeta, S. Thyagarajan, A. Chen, Y. Chong\",\"doi\":\"10.1109/CICC53496.2022.9772840\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"Advances in 7nm and 5nm silicon process nodes push high-performance compute (HPC) to a new era of technological capabilities and unprecedented performance levels. This paper showcases the development of SRAM macros for a flagship HPC platform core targeted towards the infrastructure market (figure 1). A test vehicle in the 5nm FinFET process demonstrates L1 SRAM macro frequency of 5GHz with sub-120ps access times and a high bit density of L2 SRAM macro of 33.20 Mbit/mm2.\",\"PeriodicalId\":415990,\"journal\":{\"name\":\"2022 IEEE Custom Integrated Circuits Conference (CICC)\",\"volume\":\"58 1\",\"pages\":\"0\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2022-04-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2022 IEEE Custom Integrated Circuits Conference (CICC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/CICC53496.2022.9772840\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2022 IEEE Custom Integrated Circuits Conference (CICC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/CICC53496.2022.9772840","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
5GHz SRAM for High-Performance Compute Platform in 5nm CMOS
Advances in 7nm and 5nm silicon process nodes push high-performance compute (HPC) to a new era of technological capabilities and unprecedented performance levels. This paper showcases the development of SRAM macros for a flagship HPC platform core targeted towards the infrastructure market (figure 1). A test vehicle in the 5nm FinFET process demonstrates L1 SRAM macro frequency of 5GHz with sub-120ps access times and a high bit density of L2 SRAM macro of 33.20 Mbit/mm2.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
